參數(shù)資料
型號： PIC18F46K20-I/PT
廠商： Microchip Technology
文件頁數(shù)： 28/42頁
文件大?。?/td> 0K
描述： IC PIC MCU FLASH 32KX16 44-TQFP
產(chǎn)品培訓(xùn)模塊： 8-bit PIC® Microcontroller Portfolio
視頻文件： World's Lowest Power in Sleep MCU: nanoWatt XLP
標(biāo)準(zhǔn)包裝： 160
系列： PIC® XLP™ 18F
核心處理器： PIC
芯體尺寸： 8-位
速度： 64MHz
連通性： I²C，SPI，UART/USART
外圍設(shè)備： 欠壓檢測/復(fù)位，HLVD，POR，PWM，WDT
輸入/輸出數(shù)： 35
程序存儲(chǔ)器容量： 64KB（32K x 16）
程序存儲(chǔ)器類型： 閃存
EEPROM 大?。?/td> 1K x 8
RAM 容量： 3.8K x 8
電壓 - 電源 (Vcc/Vdd)： 1.8 V ~ 3.6 V
數(shù)據(jù)轉(zhuǎn)換器： A/D 14x10b
振蕩器型： 內(nèi)部
工作溫度： -40°C ~ 85°C
封裝/外殼： 44-TQFP
包裝： 管件
產(chǎn)品目錄頁面： 657 (CN2011-ZH PDF)
配用： AC164112-ND - VOLTAGE LIMITER MPLAB ICD2 VPP
DM164124-ND - KIT STARTER FOR PIC18F4XK20
AC164305-ND - MODULE SKT FOR PM3 44TQFP
PIC18F2XK20/4XK20
DS41297F-page 34
Advance Information
2009 Microchip Technology Inc.
5.3
Single-Supply ICSP Programming
The LVP bit in Configuration register, CONFIG4L,
enables Single-Supply (Low-Voltage) ICSP Program-
ming. The LVP bit defaults to a ‘1’ (enabled) from the
factory.
If Single-Supply Programming mode is not used, the
LVP bit can be programmed to a ‘0’ and RB5/PGM
becomes a digital I/O pin. However, the LVP bit may
only be programmed by entering the High-Voltage
ICSP mode, where MCLR/VPP/RE3 is raised to VIHH.
Once the LVP bit is programmed to a ‘0’, only the
High-Voltage ICSP mode is available and only the
High-Voltage ICSP mode can be used to program the
device.
5.4
Embedding Configuration Word
Information in the HEX File
To allow portability of code, a PIC18F2XK20/4XK20
programmer is required to read the Configuration Word
locations from the hex file. If Configuration Word infor-
mation is not present in the hex file, then a simple warn-
ing message should be issued. Similarly, while saving
a hex file, all Configuration Word information must be
included. An option to not include the Configuration
Word information may be provided. When embedding
Configuration Word information in the hex file, it should
start at address 300000h.
Microchip Technology Inc. feels strongly that this
feature is important for the benefit of the end customer.
5.5
Embedding Data EEPROM
Information In the HEX File
To allow portability of code, a PIC18F2XK20/4XK20
programmer is required to read the data EEPROM
information from the hex file. If data EEPROM informa-
tion is not present, a simple warning message should
be issued. Similarly, when saving a hex file, all data
EEPROM information must be included. An option to
not include the data EEPROM information may be pro-
vided. When embedding data EEPROM information in
the hex file, it should start at address F00000h.
Microchip Technology Inc. believes that this feature is
important for the benefit of the end customer.
5.6
Checksum Computation
The checksum is calculated by summing the following:
The contents of all code memory locations
The Configuration Word, appropriately masked
ID locations (Only if any portion of program
memory is code-protected)
The Least Significant 16 bits of this sum are the
checksum.
Code protection limits access to program memory by
both external programmer (code-protect) and code
execution (table read protect). The ID locations, when
included in a code protected checksum, contain the
checksum of an unprotected part. The unprotected
checksum is distributed: one nibble per ID location.
Each nibble is right justified.
Table 5-4 describes how to calculate the checksum for
each device.
Note 1: The High-Voltage ICSP mode is always
available, regardless of the state of the
LVP bit, by applying VIHH to the MCLR/
VPP/RE3 pin.
2: While in Low-Voltage ICSP mode, the
RB5 pin can no longer be used as a
general purpose I/O.
Note:
The checksum calculation differs depend-
ing on the code-protect setting. Since the
code memory locations read out differently
depending on the code-protect setting, the
table describes how to manipulate the
actual code memory values to simulate
the values that would be read from a
protected device. When calculating a
checksum by reading a device, the entire
code memory can simply be read and
summed. The Configuration Word and ID
locations can always be read.
相關(guān)PDF資料
PDF描述
PIC18F24J11-I/SP IC PIC MCU FLASH 16KB 28-DIP
PIC24FJ16GA002-E/SO IC PIC MCU FLASH 16K 28-SOIC
PIC18LF25J11-I/SO IC PIC MCU FLASH 32K 2V 28-SOIC
PIC16LF72-I/SP IC PIC MCU FLASH 2KX14 28DIP
PIC18LF24J11-I/SP IC PIC MCU FLASH 16K 2V 28-DIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PIC18F46K20T-I/ML 功能描述:8位微控制器 -MCU 64KB Flash 3968B RAM 36 I/O 8B RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F46K20T-I/MV 功能描述:8位微控制器 -MCU 64KB FL 3968b RAM 8b Familynanowatt XLP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F46K20T-I/PT 功能描述:8位微控制器 -MCU 64KB Flash 3968B RAM 36 I/O 8B RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F46K22-E/ML 功能描述:8位微控制器 -MCU 64KB Flash 3968B RAM 8b FamilynanoWat XLP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
PIC18F46K22-E/MV 功能描述:8位微控制器 -MCU 64KB 3968b RAM 8bit familynanoWatt XLP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*