
SC16C850
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 2 — 11 November 2010
41 of 55
NXP Semiconductors
SC16C850
2.5 to 3.3 V UART with 128-byte FIFOs and IrDA encoder/decoder
10.1 Timing diagrams
Fig 10. General write timing (16 mode)
data
active
valid
address
002aac690
A0 to A2
CS
IOW
D0 to D7
tsu(D-IOWH)
th(IOWH-D)
td(CSL-IOWL)
tw(IOW)
td(IOW)
th(A)
th(IOW-CS)
tsu(A)
Fig 11. General write timing (68 mode)
002aac408
A0 to A4
D0 to D7
CS
R/W
tsu(RWL-CSL)
tsu(D-CSH)
th(CSH-D)
th(CS-RWH)
td(RW)
th(A)
tw(CS)
tsu(A)