- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10546 > AD9200JRSZ (Analog Devices Inc)IC ADC 10BIT CMOS 20MSPS 28-SSOP PDF資料下載
參數(shù)資料
| 型號： | AD9200JRSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 21/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 10BIT CMOS 20MSPS 28-SSOP |
| 標(biāo)準(zhǔn)包裝： | 47 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 20M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 100mW |
| 電壓電源： | 單電源 |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SSOP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個單端，單極 |
| 產(chǎn)品目錄頁面： | 780 (CN2011-ZH PDF) |
AD9200
–6–
REV. E
DEFINITIONS OF SPECIFICATIONS
Integral Nonlinearity (INL)
Integral nonlinearity refers to the deviation of each individual
code from a line drawn from “zero” through “full scale”. The
point used as “zero” occurs 1/2 LSB before the first code transi-
tion. “Full scale” is defined as a level 1 1/2 LSB beyond the last
code transition. The deviation is measured from the center of
each particular code to the true straight line.
Differential Nonlinearity (DNL, No Missing Codes)
An ideal ADC exhibits code transitions that are exactly 1 LSB
apart. DNL is the deviation from this ideal value. It is often
specified in terms of the resolution for which no missing codes
(NMC) are guaranteed.
Typical Characterization Curves
CODE OFFSET
1.0
0.5
–1.0
0
1024
128
DNL
256
384
512
640
768
896
0
–0.5
Figure 3. Typical DNL
CODE OFFSET
1.0
0.5
–1.0
0
1024
128
INL
256
384
512
640
768
896
0
–0.5
Figure 4. Typical INL
Offset Error
The first transition should occur at a level 1 LSB above “zero.”
Offset is defined as the deviation of the actual first code transi-
tion from that point.
Gain Error
The first code transition should occur for an analog value 1 LSB
above nominal negative full scale. The last transition should
occur for an analog value 1 LSB below the nominal positive full
scale. Gain error is the deviation of the actual difference be-
tween first and last code transitions and the ideal difference
between the first and last code transitions.
Pipeline Delay (Latency)
The number of clock cycles between conversion initiation and
the associated output data being made available. New output
data is provided every rising edge.
INPUT FREQUENCY – Hz
60
55
20
1.00E+05
1.00E+08
1.00E+06
1.00E+07
50
45
25
40
35
30
SNR–
dB
–0.5 AMPLITUDE
–6.0 AMPLITUDE
–20.0 AMPLITUDE
Figure 5. SNR vs. Input Frequency
60
55
20
1.00E+05
1.00E+08
1.00E+06
SINAD
–
dB
1.00E+07
50
45
25
40
35
30
–0.5 AMPLITUDE
–6.0 AMPLITUDE
–20.0 AMPLITUDE
INPUT FREQUENCY – Hz
Figure 6. SINAD vs. Input Frequency
(AVDD = +3 V, DRVDD = +3 V, FS = 20 MHz (50% Duty Cycle), MODE = AVDD, 2 V Input
Span from 0.5 V to 2.5 V, External Reference, unless otherwise noted)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-JV3-MY-F4 | CONVERTER MOD DC/DC 24V 50W |
| VE-B53-MX-F3 | CONVERTER MOD DC/DC 24V 75W |
| MS3100A18-3P | CONN RCPT 2POS WALL MNT W/PINS |
| AD7441BRMZ | IC ADC 10BIT PSDO IN 1MSPS 8MSOP |
| VE-B53-MX-F2 | CONVERTER MOD DC/DC 24V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9200JRSZRL | 功能描述:IC ADC 10BIT CMOS 20MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個單端，雙極；8 個差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD9200JST | 制造商:Rochester Electronics LLC 功能描述:10-BIT 20 MSPS, 80 MW CMOS A/D CONVERTER - Tape and Reel 制造商:Analog Devices 功能描述: |
| AD9200JSTRL | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel 制造商:Analog Devices 功能描述: |
| AD9200JSTZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| AD9200KST | 制造商:Rochester Electronics LLC 功能描述:10-BIT 20 MSPS, 80 MW CMOS A/D CONVERTER - Tape and Reel 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。