- 鎮ㄧ従(xi脿n)鍦ㄧ殑浣嶇疆锛�璨疯常IC缍�(w菐ng) > PDF鐩寗3883 > PIC16C621A-04/P (Microchip Technology)IC MCU OTP 1KX14 COMP 18DIP PDF璩囨枡涓嬭級
鍙冩暩(sh霉)璩囨枡
| 鍨嬭櫉锛� | PIC16C621A-04/P |
| 寤犲晢锛� | Microchip Technology |
| 鏂囦欢闋佹暩(sh霉)锛� | 61/89闋� |
| 鏂囦欢澶у皬锛� | 0K |
| 鎻忚堪锛� | IC MCU OTP 1KX14 COMP 18DIP |
| 鐢�(ch菐n)鍝佸煿瑷�(x霉n)妯″锛� | Asynchronous Stimulus 8-bit PIC® Microcontroller Portfolio |
| 妯�(bi膩o)婧�(zh菙n)鍖呰锛� | 25 |
| 绯诲垪锛� | PIC® 16C |
| 鏍稿績铏曠悊鍣細 | PIC |
| 鑺珨灏哄锛� | 8-浣� |
| 閫熷害锛� | 4MHz |
| 澶栧湇瑷�(sh猫)鍌欙細 | 娆犲妾㈡脯/寰�(f霉)浣�锛孭OR锛學DT |
| 杓稿叆/杓稿嚭鏁�(sh霉)锛� | 13 |
| 绋嬪簭瀛樺劜鍣ㄥ閲忥細 | 1.75KB锛�1K x 14锛� |
| 绋嬪簭瀛樺劜鍣ㄩ鍨嬶細 | OTP |
| RAM 瀹归噺锛� | 96 x 8 |
| 闆诲 - 闆绘簮 (Vcc/Vdd)锛� | 2.5 V ~ 5.5 V |
| 鎸暕鍣ㄥ瀷锛� | 澶栭儴 |
| 宸ヤ綔婧害锛� | 0°C ~ 70°C |
| 灏佽/澶栨锛� | 18-DIP锛�0.300"锛�7.62mm锛� |
| 鍖呰锛� | 绠′欢 |
| 鐢�(ch菐n)鍝佺洰閷勯爜闈細 | 636 (CN2011-ZH PDF) |
| 閰嶇敤锛� | ISPICR1-ND - ADAPTER IN-CIRCUIT PROGRAMMING 309-1059-ND - ADAPTER 18 ZIF BD W/18SO PLUGS DVA16XP180-ND - ADAPTER DEVICE FOR MPLAB-ICE AC164010-ND - MODULE SKT PROMATEII DIP/SOIC |
绗�1闋�绗�2闋�绗�3闋�绗�4闋�绗�5闋�绗�6闋�绗�7闋�绗�8闋�绗�9闋�绗�10闋�绗�11闋�绗�12闋�绗�13闋�绗�14闋�绗�15闋�绗�16闋�绗�17闋�绗�18闋�绗�19闋�绗�20闋�绗�21闋�绗�22闋�绗�23闋�绗�24闋�绗�25闋�绗�26闋�绗�27闋�绗�28闋�绗�29闋�绗�30闋�绗�31闋�绗�32闋�绗�33闋�绗�34闋�绗�35闋�绗�36闋�绗�37闋�绗�38闋�绗�39闋�绗�40闋�绗�41闋�绗�42闋�绗�43闋�绗�44闋�绗�45闋�绗�46闋�绗�47闋�绗�48闋�绗�49闋�绗�50闋�绗�51闋�绗�52闋�绗�53闋�绗�54闋�绗�55闋�绗�56闋�绗�57闋�绗�58闋�绗�59闋�绗�60闋�鐣�(d膩ng)鍓嶇61闋�绗�62闋�绗�63闋�绗�64闋�绗�65闋�绗�66闋�绗�67闋�绗�68闋�绗�69闋�绗�70闋�绗�71闋�绗�72闋�绗�73闋�绗�74闋�绗�75闋�绗�76闋�绗�77闋�绗�78闋�绗�79闋�绗�80闋�绗�81闋�绗�82闋�绗�83闋�绗�84闋�绗�85闋�绗�86闋�绗�87闋�绗�88闋�绗�89闋�
64
AT90S1200
0838H鈥揂VR鈥�03/02
BIT AND BIT-TEST INSTRUCTIONS
SBI
P, b
Set Bit in I/O Register
I/O(P,b)
鈫� 1
None
2
CBI
P, b
Clear Bit in I/O Register
I/O(P,b)
鈫� 0
None
2
LSL
Rd
Logical Shift Left
Rd(n+1)
鈫� Rd(n), Rd(0) 鈫� 0
Z,C,N,V
1
LSR
Rd
Logical Shift Right
Rd(n)
鈫� Rd(n+1), Rd(7) 鈫� 0
Z,C,N,V
1
ROL
Rd
Rotate Left through Carry
Rd(0)
鈫� C,Rd(n+1) 鈫� Rd(n),C 鈫� Rd(7)
Z,C,N,V
1
ROR
Rd
Rotate Right through Carry
Rd(7)
鈫� C,Rd(n) 鈫� Rd(n+1),C 鈫� Rd(0)
Z,C,N,V
1
ASR
Rd
Arithmetic Shift Right
Rd(n)
鈫� Rd(n+1), n = 0..6
Z,C,N,V
1
SWAP
Rd
Swap Nibbles
Rd(3..0)
鈫� Rd(7..4),Rd(7..4) 鈫� Rd(3..0)
None
1
BSET
s
Flag Set
SREG(s)
鈫� 1
SREG(s)
1
BCLR
s
Flag Clear
SREG(s)
鈫� 0
SREG(s)
1
BST
Rr, b
Bit Store from Register to T
T
鈫� Rr(b)
T
1
BLD
Rd, b
Bit Load from T to Register
Rd(b)
鈫� T
None
1
SEC
Set Carry
C
鈫� 1C
1
CLC
Clear Carry
C
鈫� 0C
1
SEN
Set Negative Flag
N
鈫� 1N
1
CLN
Clear Negative Flag
N
鈫� 0N
1
SEZ
Set Zero Flag
Z
鈫� 1Z
1
CLZ
Clear Zero Flag
Z
鈫� 0Z
1
SEI
Global Interrupt Enable
I
鈫� 1I
1
CLI
Global Interrupt Disable
I
鈫� 0I
1
SES
Set Signed Test Flag
S
鈫� 1S
1
CLS
Clear Signed Test Flag
S
鈫� 0S
1
SEV
Set Two鈥檚 Complement Overflow
V
鈫� 1V
1
CLV
Clear Two鈥檚 Complement Overflow
V
鈫� 0V
1
SET
Set T in SREG
T
鈫� 1T
1
CLT
Clear T in SREG
T
鈫� 0T
1
SEH
Set Half-carry Flag in SREG
H
鈫� 1H
1
CLH
Clear Half-carry Flag in SREG
H
鈫� 0H
1
NOP
No Operation
None
1
SLEEP
Sleep
(see specific descr. for Sleep function)
None
1
WDR
Watchdog Reset
(see specific descr. for WDR/timer)
None
1
Instruction Set Summary (Continued)
Mnemonic
Operands
Description
Operation
Flags
# Clocks
鐩搁棞(gu膩n)PDF璩囨枡 |
PDF鎻忚堪 |
|---|---|
| PIC16C54C-20/SO | IC MCU OTP 512X12 18SOIC |
| PIC18F23K20-I/SO | IC PIC MCU FLASH 4KX16 28-SOIC |
| PIC16C54C-04/SS | IC MCU OTP 512X12 20SSOP |
| PIC16F1828-I/P | IC PIC MCU 8BIT 14KB FLSH 20PDIP |
| PIC16LF1828-I/P | IC PIC MCU 8BIT 14KB FLSH 20PDIP |
鐩搁棞(gu膩n)浠ｇ悊鍟�/鎶€琛�(sh霉)鍙冩暩(sh霉) |
鍙冩暩(sh霉)鎻忚堪 |
|---|---|
| PIC16C621A-20/P | 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 1.75KB 96 RAM 13 I/O RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰�(f膿ng)鏍�:SMD/SMT |
| PIC16C621A-20/P | 鍒堕€犲晢:Microchip Technology Inc 鍔熻兘鎻忚堪:IC 8BIT CMOS MCU 16C621 DIP18 |
| PIC16C621A-20/SO | 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 1.75KB 96 RAM 13 I/O RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰�(f膿ng)鏍�:SMD/SMT |
| PIC16C621A-20/SS | 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 1.75KB 96 RAM 13 I/O RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰�(f膿ng)鏍�:SMD/SMT |
| PIC16C621A-20E/P | 鍔熻兘鎻忚堪:8浣嶅井鎺у埗鍣� -MCU 1.75KB 96 RAM 13 I/O RoHS:鍚� 鍒堕€犲晢:Silicon Labs 鏍稿績:8051 铏曠悊鍣ㄧ郴鍒�:C8051F39x 鏁�(sh霉)鎿�(j霉)绺界窔瀵害:8 bit 鏈€澶ф檪閻橀牷鐜�:50 MHz 绋嬪簭瀛樺劜鍣ㄥぇ灏�:16 KB 鏁�(sh霉)鎿�(j霉) RAM 澶у皬:1 KB 鐗囦笂 ADC:Yes 宸ヤ綔闆绘簮闆诲:1.8 V to 3.6 V 宸ヤ綔婧害鑼冨湇:- 40 C to + 105 C 灏佽 / 绠遍珨:QFN-20 瀹夎棰�(f膿ng)鏍�:SMD/SMT |
鐧�(f膩)甯冪穵鎬ラ噰璩硷紝3鍒嗛悩宸﹀彸鎮ㄥ皣寰楀埌鍥炲京(f霉)銆�
