參數(shù)資料
型號: PI90LVB050L
元件分類: 收發(fā)器
英文描述: Transceiver
中文描述: 收發(fā)器
文件頁數(shù): 8/10頁
文件大?。?/td> 587K
代理商: PI90LVB050L
8
PS8422A 10/08/99
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI90LV031A / PI90LV027A / PI90LV017A
3V LVDS High-Speed Differential Line Drivers
16-Pin SOIC (150 Mil) W Package
8-Pin SOIC (150 Mil) W Package
SEATING PLANE
.050
BSC
1.27
1
16
0-8
.149
.157
X.XX
X.XX
DENOTES DIMENSIONS
IN MILLIMETERS
3.78
3.99
.386
.393
9.80
10.00
.053
.068
1.35
1.75
.2284
.2440
5.80
6.20
.0040
.0098
0.10
0.25
.013
.020
0.330
0.508
.0155
.0260
0.393
0.660
REF
.0075
.0098
0.25
0.50
.0099
.0196
x 45
0.19
0.25
.016
.050
0.41
1.27
.0040
.0098
SEATING PLANE
.013
.020
.050
BSC
1.27
.016
.050
.0075
.0098
1
8
.0099
.0196
0-8
.149
.157
X.XX
X.XX
DENOTES DIMENSIONS
IN MILLIMETERS
3.78
3.99
.189
.196
4.80
5.00
.016
.026
0.406
0.660
REF
1.35
1.75
.2284
.2440
5.80
6.20
0.330
0.508
0.10
0.25
0.40
1.27
0.19
0.25
0.25
0.50
x 45
.053
.068
相關(guān)PDF資料
PDF描述
PI90LVB050W Transceiver
PI90LVB051 LVDS | Bus Dual Transceiver (Transmit EN)
PI90LVB051L Transceiver
PI90LVB051W Transceiver
PI90LVB16 LVDS | 1:6 Differential to LVTTL Clock/Data Distribution
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI90LVB050W 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Transceiver
PI90LVB051 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3.3V Boost LVDS High-Speed Differential Line Drivers and Receivers
PI90LVB051L 功能描述:IC DUAL HIDRV LVDS XCVR 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動器,接收器,收發(fā)器 系列:- 標準包裝:1,000 系列:- 類型:收發(fā)器 驅(qū)動器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:16-SOIC 包裝:帶卷 (TR)
PI90LVB051W 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3.3V Boost LVDS High-Speed Differential Line Drivers and Receivers
PI90LVB16 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LVDS | 1:6 Differential to LVTTL Clock/Data Distribution