- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2107 > PI6C39911JE (Pericom)IC PROG SKEW CLOCK DRIVER 32PLCC PDF資料下載
參數(shù)資料
| 型號： | PI6C39911JE |
| 廠商： | Pericom |
| 文件頁數(shù)： | 11/11頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROG SKEW CLOCK DRIVER 32PLCC |
| 產(chǎn)品變化通告： | Product Discontinuation 03/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 32 |
| 系列： | SuperClock® |
| 類型： | 時鐘緩沖器 |
| PLL： | 是 |
| 輸入： | LVTTL |
| 輸出： | LVTTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:8 |
| 差分 - 輸入:輸出： | 無/無 |
| 頻率 - 最大： | 133MHz |
| 除法器/乘法器： | 是/是 |
| 電源電壓： | 2.97 V ~ 3.63 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 32-PLCC（11.43x13.97） |
| 包裝： | 管件 |
PI6C39911
3.3V High Speed LVTTL or Balanced Output
Programmable Skew Clock Buffer - SuperClock
9
PS8497I
11/06/08
Figure 6. Frequency Divider Connections
Figure 6 demonstrates the SuperClock in a clock divider application.
2Q0 is fed back to the FB input and programmed for zero skew.
3Qx is programmed to divide by four. 4Qx is programmed to divide
by two. Note that the rising edges of the 4Qx and 3Qx outputs are
aligned. The 1Qx outputs are programmed to zero skew and are
aligned with the 2Qx outputs. In this example, the FS input is
grounded to configure the device in the 15 to 30 MHz range since the
highest frequency output is running at 20 MHz.
Figure 7 shows some of the functions that are selectable on the 3Qx
and 4Qx outputs. These include inverted outputs and outputs that
offer divide-by-2 and divide-by-4 timing. An inverted output allows
the system designer to clock different sub-systems on opposite
edges, without suffering from the pulse asymmetry typical of non-
ideal loading. This function allows the two subsystems to each be
clocked 180 degrees out of phase, but still to be aligned within the
skew specification.
The divided outputs offer a zero-delay divider for portions of the
system that need the clock to be divided by either two or four, and
still remain within a narrow skew of the “1X” clock. Without this
feature, an external divider would need to be add-ed, and the
propagation delay of the divider would add to the skew between the
different clock signals.
These divided outputs, coupled with the Phase Locked Loop, allow
the SuperClock to multiply the clock rate at the REF input by either
two or four. This mode will enable the designer to distribute a low-
frequency clock between various portions of the system, and then
locallymultiplytheclockratetoamoresuitablefrequency,whilestill
maintaining the low-skew characteristics of the clock driver. The
SuperClock can perform all of the functions described above at the
same time. It can multiply by two and four or divide by two (and four)
at the same time that it is shifting its outputs over a wide range or
maintaining zero skew between selected outputs.
Figure 7. Multi-Function Clock Driver
FB
REF
FS
4F0
4F1
3F0
3F1
2F0
2F1
1F0
1F1
TEST
4Q0
4Q1
3Q0
3Q1
2Q0
2Q1
1Q0
1Q1
27.5 MHz
Distribution
Clock
REF
LOAD
Z0
110 MHz
Inverted
27.5 MHz
110 MHz
Zero Skew
110 MHz Skewed
–2.273ns (–4tU)
PI6C3991
1
FB
REF
FS
4F0
4F1
3F0
3F1
2F0
2F1
1F0
1F1
TEST
4Q0
4Q1
3Q0
3Q1
2Q0
2Q1
1Q0
1Q1
REF
20 MHz
10 MHz
5 MHz
20 MHz
PI6C3991
1
08-0298
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI6C3991JE | IC PROG SKEW CLOCK DRIVER 32PLCC |
| PI6C3Q993-5QE | IC PROG PLL CLOCK DRIVER 28-QSOP |
| PI6C41204ALE | IC CLOCK BUFFER MUX 2:4 20-TSSOP |
| PI6C4511WE | IC PLL CLOCK MULT 8-SOIC |
| PI6C48533-01LE | IC CLOCK BUFFER MUX 2:4 20-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI6C3991-2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Clock IC | 250ps Accuracy. 3.3V. LVTTL. 3.75 to 80 MHz |
| PI6C39912-2J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:EIGHT DISTRIBUTED-OUTPUT CLOCK DRIVER|BICMOS|LDCC|32PIN|PLASTIC |
| PI6C39912-5J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Eight Distributed-Output Clock Driver |
| PI6C39912J | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Eight Distributed-Output Clock Driver |
| PI6C3991-2J | 制造商:PERICOM 制造商全稱:Pericom Semiconductor Corporation 功能描述:3.3V High-Speed, Low-Voltage Programmable Skew Clock Buffer SuperClock |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。