
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI6C3991
3.3V High-Speed, Low-Voltage Programmable
Skew Clock Buffer - SuperClock
5
PS8450D
11/12/08
r
e
t
e
m
a
r
a
Pn
o
i
t
p
i
r
c
s
e
D
2
-
1
9
3
C
6
I
P5
-
1
9
3
C
6
I
P1
9
3
C
6
I
P
.
n
i
M.
p
y
T.
x
a
M.
n
i
M.
p
y
T.
x
a
M.
n
i
M.
p
y
T.
x
a
Ms
t
i
n
U
f
M
O
N
g
n
it
a
r
e
p
O
y
c
n
e
u
q
e
r
F
k
c
o
l
C
z
H
M
n
i
W
O
L
=
S
F
)
2
,
1
(
5
10
35
10
35
10
3
z
H
M
D
I
M
=
S
F
)
2
,
1
(
5
20
55
20
55
20
5
H
G
I
H
=
S
F
)
2
,
1
(
0
40
80
40
80
40
8
t
H
W
P
R
H
G
I
H
h
t
d
i
W
e
s
l
u
P
F
E
R0
.
50
.
50
.
5
s
n
t
L
W
P
R
W
O
L
h
t
d
i
W
e
s
l
u
P
F
E
R0
.
50
.
50
.
5
tU
ti
n
U
w
e
k
S
e
l
b
a
m
a
r
g
o
r
P
1
e
l
b
a
T
e
S1
e
l
b
a
T
e
S1
e
l
b
a
T
e
S
t
R
P
W
E
K
S
)
1
Q
X
,
0
Q
X
(
w
e
k
S
ri
a
P
-
d
e
h
c
t
a
M
t
u
p
t
u
O
o
r
e
Z
)
0
1
,
9
(
5
0
.
02
.
01
.
05
2
.
01
.
05
2
.
0
s
n
t
0
W
E
K
S
)
s
t
u
p
t
u
O
ll
A
(
w
e
k
S
t
u
p
t
u
O
o
r
e
Z
)
1
,
9
(
1
.
05
2
.
05
2
.
05
.
03
.
05
7
.
0
t
1
W
E
K
S
)
s
t
u
p
t
u
O
s
a
l
C
e
m
a
S
,l
l
a
F
-l
l
a
F
,
e
s
i
R
-
e
s
i
R
(
w
e
k
S
t
u
p
t
u
O
)
3
1
,
9
(
1
.
05
.
06
.
07
.
06
.
00
.
1
t
2
W
E
K
S
)
d
e
d
i
v
i
D
-
d
e
d
i
v
i
D
,
d
e
t
r
e
v
n
I
-l
a
n
i
m
o
N
,l
l
a
F
-
e
s
i
R
(
w
e
k
S
t
u
p
t
u
O
)
3
1
,
9
(
5
.
00
.
15
.
00
.
10
.
15
.
1
t
3
W
E
K
S
)
s
t
u
p
t
u
O
s
a
l
C
t
n
e
r
e
f
fi
D
,l
l
a
F
-l
l
a
F
,
e
s
i
R
-
e
s
i
R
(
w
e
k
S
t
u
p
t
u
O
)
3
1
,
9
(
5
2
.
05
.
05
.
07
.
07
.
02
.
1
t
4
W
E
K
S
d
e
t
r
e
v
n
I
-
d
e
d
i
v
i
D
,
d
e
d
i
v
i
D
-l
a
n
i
m
o
N
,l
l
a
F
-
e
s
i
R
(
w
e
k
S
t
u
p
t
u
O
)
3
1
,
9
(
5
.
09
.
05
.
00
.
12
.
17
.
1
t V
E
D
w
e
k
D
e
c
i
v
e
D
-
o
t
-
e
c
i
v
e
D
)
4
1
,
8
(
5
2
.
15
2
.
15
6
.
1
t D
P
e
s
i
R
B
F
o
t
e
s
i
R
F
E
R
,
y
a
l
e
D
n
o
it
a
g
a
p
o
r
P5
2
.
0
–0
.
05
2
.
0
+5
.
0
–0
.
05
.
0
+7
.
0
–0
.
07
.
0
+
t
V
C
D
O
n
o
it
a
i
r
a
V
e
l
c
y
C
y
t
u
D
t
u
p
t
u
O
)
5
1
(
5
6
.
0
–0
.
05
6
.
0
+0
.
1
–0
.
00
.
1
+2
.
1
–0
.
02
.
1
+
t
H
W
P
%
0
5
m
o
r
f
n
o
it
a
i
v
e
D
e
m
i
T
H
G
I
H
t
u
p
t
u
O
)
6
1
(
0
.
25
.
23
t
L
W
P
%
0
5
m
o
r
f
n
o
it
a
i
v
e
D
e
m
i
T
W
O
L
t
u
p
t
u
O
)
6
1
(
5
.
10
.
35
.
3
t
E
S
I
R
O
e
m
i
T
e
s
i
R
t
u
p
t
u
O
)
7
1
,
6
1
(
5
1
.
00
.
12
.
15
1
.
00
.
15
.
15
1
.
05
.
15
.
2
t
L
A
F
O
e
m
i
T
ll
a
F
t
u
p
t
u
O
)
7
1
,
6
1
(
5
1
.
00
.
12
.
15
1
.
00
.
15
.
15
1
.
05
.
15
.
2
t
K
C
O
L
e
m
i
T
k
c
o
L
P
)
8
1
(
5
.
05
.
05
.
0s
m
t R
J
e
l
c
y
c
-
o
t
-
e
l
c
y
C
r
e
tt
i
J
t
u
p
t
u
O
S
M
R
)
8
(
5
25
2
s
p
k
a
e
p
-
o
t
-
k
a
e
P
)
8
(
0
20
0
20
0
2
Switching Characteristics PI6C3991 (Over the Operating Range)(2,7)
Notes:
7.
Test measurement levels for the PI6C3991 are TTL levels (1.5V to 1.5V). Test conditions assume signal transition times of 2ns or less
and output loading as shown in the AC Test Loads and Waveforms unless otherwise specified.
8.
Guaranteed by statistical correlation. Tested initially and after any design or process changes that may affect these parameters.
9.
SKEW is defined as the time between the earliest and the latest output transition among all outputs for which the same tU delay has
been selected when all are loaded with 30pF and terminated with 50 Ohm to VCC/2.
10. tSKEWPR is defined as the skew between a pair of outputs (XQ0 and XQ1) when all eight outputs are selected for 0tU.
11. tSKEW0 is defined as the skew between outputs when they are selected for 0tU. Other outputs are divided or inverted but not shifted.
12. CL = 0pF. For CL = 30pF, tSKEW0 = 0.35ns.
13. There are three classes of outputs: Nominal (multiple of tU delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided
(3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode).
14. tDEV is the output-to-output skew between any two devices operating under the same conditions (VCC ambient temperature, air flow,
etc.)
15. tODCV is the deviation of the output from a 50% duty cycle. Output pulse width variations are included in tSKEW2 and tSKEW4
specifications.
16. Specified with outputs loaded with 30pF for the PI6C3991 and PI6C3991-5 devices. Devices are terminated through 50 Ohm to VCC/
2. tPWH is measured at 2.0V. tPWL is measured at 0.8V.
17. tORISE and tOFALL measured between 0.8V and 2.0V.
18. tLOCK is the time that is required before synchronization is achieved. This specification is valid only after VCC is stable and within
normal operating limits. This parameter is measured from the application of a new signal or frequency at REF or FB until tPD is within
specifiedlimits.