
236
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PS8164B 03/15/99
PI6C104
Spread Spectrum Clock Synthesizer
PI6C104 I
2
C Address Assignment 0D2H
2-Wire I
2
C Control
The I
2
C interface permits individual enable/disable of each clock
output and test mode enable.
The PI6C104 is a slave receiver device. It can not be read back. Sub
addressing is not supported. All preceding bytes must be sent in
order to change one of the control bytes.
Every byte put on the SDATA line must be 8-bits long (MSB first),
followed by an acknowledge bit generated by the receiving device.
During normal data transfers SDATA changes only when SCLK is
LOW. Exceptions: A HIGH to LOW transition on SDATA while
SCLK is HIGH indicates a start condition. A LOW to HIGH
transition on SDATA while SCLK is HIGH is a stop condition
and indicates the end of a data transfer cycle.
Each data transfer is initiated with a start condition and ended
with a stop condition. The first byte after a start condition is always
a 7-bit address byte followed by a read/write bit. (HIGH = read
from addressed device, LOW = write to addressed device).
If the devices own address is detected, PI6C104 generates an
acknowledge by pulling SDATA line LOW during ninth clock
pulse, then accepts the following data bytes until another start or
stop condition is detected.
Following acknowledgement of the address byte (D2), two more
bytes must be sent:
1. Command Code byte, and
2. Byte Count byte.
Although the data bits on these two bytes are dont care, they
must be sent and acknowledged.
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
A
1
1
0
1
0
0
1
0
Clock Enable Configuration
#
D
P
]
K
L
C
U
P
C
]
K
L
C
I
C
P
F
_
K
L
C
I
C
P
s
k
c
o
C
r
e
h
O
l
C
s
O
C
V
0
w
o
w
o
g
n
n
u
R
g
n
n
u
R
g
n
n
u
R
g
n
n
u
R
1
g
n
n
u
R
g
n
n
u
R
g
n
n
u
R
g
n
n
u
R
g
n
n
u
R
g
n
n
u
R
e
a
T
y
c
n
e
u
q
e
F
0
S
1
S
2
S
U
P
C
I
C
P
0
0
0
5
7
0
3
0
0
1
8
6
4
3
0
1
0
6
6
3
3
0
1
1
8
6
4
3
1
0
0
2
1
1
3
3
1
0
1
3
8
3
3
1
1
0
0
0
1
3
3
1
1
1
0
0
1
3
3