參數(shù)資料
型號: PDU13F-.5
廠商: DATA DELAY DEVICES INC
元件分類: 通用總線功能
英文描述: 3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)
中文描述: PASSIVE DELAY LINE, COMPLEMENTARY OUTPUT, DIP14
封裝: DIP-14
文件頁數(shù): 5/5頁
文件大?。?/td> 163K
代理商: PDU13F-.5
PDU13F
DELAY LINE AUTOMATED TESTING
TEST CONDITIONS
INPUT:
Ambient Temperature:
25
o
C
±
3
o
C
Supply Voltage (Vcc):
5.0V
±
0.1V
Input Pulse:
Source Impedance:
Rise/Fall Time:
Pulse Width:
Period:
NOTE:
The above conditions are for test only and do not in any way restrict the operation of the device.
OUTPUT:
Load:
C
load
:
Threshold:
1.5V (Rising & Falling)
1 FAST-TTL Gate
5pf
±
10%
High = 3.0V
±
0.1V
Low = 0.0V
±
0.1V
50
Max.
3.0 ns Max. (measured
between 0.6V and 2.4V )
PW
IN
= 1.5 x Total Delay
PER
IN
= 4.5 x Total Delay
OUT
OUT
TRIG
IN
REF
TRIG
Test Setup
DEVICE UNDER
TEST (DUT)
TIME INTERVAL
COUNTER
PULSE
GENERATOR
COMPUTER
SYSTEM
PRINTER
IN
Timing Diagram For Testing
TD
AR
TD
AF
PER
IN
PW
IN
T
RISE
T
FALL
0.6V
0.6V
2.4V
1.5V
1.5V
1.5V
V
IH
V
IL
V
OH
V
OL
INPUT
SIGNAL
OUTPUT
SIGNAL
Doc #97001
3/25/04
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
5
相關(guān)PDF資料
PDF描述
PDU13F-.5A2 3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)
PDU13F-.5B2 3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)
PDU13F-.5M 3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)
PDU13F-.5MC3 3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)
PDU16F Programmable 6-bit TTL delay line
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PDU13F-50 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)
PDU13F-50A2 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)
PDU13F-50B2 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)
PDU13F-50M 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)
PDU13F-50MC3 制造商:DATADELAY 制造商全稱:Data Delay Devices, Inc. 功能描述:3-BIT PROGRAMMABLE DELAY LINE (SERIES PDU13F)