- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367860 > PDIUSBD12PW (NXP SEMICONDUCTORS) nullUSB interface device with parallel bus PDF資料下載
參數(shù)資料
| 型號： | PDIUSBD12PW |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 總線控制器 |
| 英文描述： | nullUSB interface device with parallel bus |
| 中文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PDSO28 |
| 封裝： | 4.40 MM , PLASTIC, MO-153, SOT-361-1, TSSOP-28 |
| 文件頁數(shù)： | 8/35頁 |
| 文件大?。?/td> | 838K |
| 代理商： | PDIUSBD12PW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
Philips Semiconductors
PDIUSBD12
USB interface device with parallel bus
Product data
Rev. 08 — 20 December 2001
8 of 35
9397 750 09238
Koninklijke Philips Electronics N.V. 2001. All rights reserved.
operation before the data is sent to the host. The only exception is at the end of DMA
transfer, when the reception of pin EOT_N will stop DMA write operation and the
buffer content will be sent to the host on the next IN token.
For isochronous transfers, the local CPU and DMA controller have to guarantee that
they are able to sink or source the maximum packet size in one USB frame (1 ms).
The assertion of pin DMACK_N automatically selects the main endpoint (endpoint 2),
regardless of the current selected endpoint. The DMA operation of the PDIUSBD12
can be interleaved with normal I/O access to other endpoints.
DMA operation can be terminated by resetting the DMA enable register bit or the
assertion of EOT_N together with DMACK_N and either RD_N or WR_N.
The PDIUSBD12 supports DMA transfer in single address mode and it can also work
in dual address mode of the DMA controller. In the single address mode, DMA
transfer is done via the DREQ, DMACK_N, EOT_N, WR_N and RD_N control lines.
In the dual address mode, pins DMREQ, DMACK_N and EOT_N are
not
used;
instead CS_N, WR_N and RD_N control signals are used. The I/O mode Transfer
Protocol of PDIUSBD12 needs to be followed. The source of the DMAC is accessed
during the read cycle and the destination during the write cycle. Transfer needs to be
done in two separate bus cycles, storing the data temporarily in the DMAC.
8.
Endpoint description
The PDIUSBD12 endpoints are sufficiently generic to be used by various device
classes ranging from Imaging, Printer, Mass Storage and Communication device
classes. The PDIUSBD12 endpoints can be configured for 4 operating modes
depending on the Set mode command. The 4 modes are:
Mode 0
Mode 1
Mode 2
Mode 3
Non-isochronous transfer (Non-ISO mode)
Isochronous output only transfer (ISO-OUT mode)
Isochronous input only transfer (ISO-IN mode)
Isochronous input and output transfer (ISO-I/O mode).
相關PDF資料 |
PDF描述 |
|---|---|
| PDIUSBH11A | Universal Serial Bus hub(通用串行總線集線器) |
| PDIUSBH11ANB | Universal Serial Bus Hub |
| PDIUSBH11AD | Universal Serial Bus Hub |
| PDIUSBH11 | Universal Serial Bus Hub |
| PDIUSBH11D | Universal Serial Bus Hub |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PDIUSBD12PW,112 | 功能描述:USB 接口集成電路 USB I-FACE RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| PDIUSBD12PW,118 | 功能描述:USB 接口集成電路 USB INTRFC W/PARL RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
| PDIUSBD12PW112 | 制造商:ST-Ericsson 功能描述:INTERFACE USB W/PARALLEL BUS 28TSSOP |
| PDIUSBD12PWAA | 功能描述:IC USB INTRFC W/PARL BUS 28TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標準包裝:3,000 系列:- 應用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應商設備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
| PDIUSBD12PWDH | 功能描述:USB 接口集成電路 USB I-FACE W/PARALLEL BUS RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:WLCSP-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復。