- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367854 > PDI1394P21 (NXP Semiconductors N.V.) 3-port Physical Layer Interface(三端口物理層接口) PDF資料下載
| 型號： | PDI1394P21 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 3-port Physical Layer Interface(三端口物理層接口) |
| 中文描述： | 三端口物理層接口（三端口物理層接口） |
| 文件頁數(shù)： | 10/28頁 |
| 文件大小： | 148K |
| 代理商： | PDI1394P21 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Philips Semiconductors
Objective specification
PDI1394P21
3-port physical layer interface
1999 Jul 09
10
12.0
OTHER DEVICE I/O
SYMBOL
PARAMETER
TEST CONDITION
MIN
TYP
MAX
tbf
UNIT
mA
Peak
1
Transmit
2
Repeat
3
Idle
4
I
DD
Supply current
tbf
mA
tbf
mA
tbf
mA
I
DD–PD
Supply current in power down or
suspend mode
PD = V
DD
in power down mode
tbf
tbf
mA
V
TH
Cable power status threshold voltage
370 k
–400 k
resistor between cable
power and CPS pin: Measured at cable
power side of resistor
7.5
8.0
8.5
V
Hi h l
High-level
Dn, SYSCLK, CNA, C/LKON
t
t
lt
i
CTL
V
DD
>= 2.7 V, I
OH
= –4 mA, /ISO = V
DD
V
DD
>= 3.0 V, I
OH
= –4 mA, /ISO = V
DD
Annex J: I
OH
= –9 mA, /ISO = 0
I
OL
= 4 mA, /ISO = V
DD
Annex J: I
OL
= 9 mA, /ISO = 0
/ISO = V
DD
, V
I
= 0 V to V
DD
/ISO = V
DD
, V
I
= 0 V to V
DD
2.2
V
V
OH
2.8
V
V
DD
–0.4
V
V
OL
Low level output voltage
Low-level output voltage
0.4
V
0.4
V
I
BH+
I
BH–
Positive peak bus holder current
0.08
0.25
mA
Negative peak bus holder current
–0.25
–0.08
mA
I
I
Input current, pins LREQ, LPS, PD,
TEST0, TEST1, PC0–PC2
Off-state current, pins CTLn, Dn,
C/LKON
/ISO = 0 V; V
DD
= 3.6 V
5
μ
A
I
OZ
VO = V
DD
or 0 V
–5
5
μ
A
I
RST-UP
Pullup current /RESET input
Pullup current, /RESET input
V
I
= 1.5 V, PD = 0
V
I
= 0 V, PD = 0
V
I
= V
DD
, PD = V
DD
–80
–40
–20
μ
A
μ
A
μ
A
–90
–45
–22
I
RST-DN
Pulldown current, /RESET input
86
260
450
V
IT+
Positive going threshold voltage, LREQ,
CTL0, CTL1, D0–D7, C/LKON inputs
5
Negative going threshold voltage, LREQ,
CTL0, CTL1, D0–D7, C/LKON inputs
5
Positive going threshold voltage, PD,
LPS inputs
Negative going threshold voltage, PD,
LPS inputs
TPBIAS output voltage
/ISO = 0 V
V
DD
/2 + 0.3
V
DD
/2 + 0.9
V
V
IT–
/ISO = 0 V
V
DD
/2 – 0.9
V
DD
/2 – 0.3
V
V
IT+
/ISO = 0 V. V
LREF
= 0.42 x V
DD
V
LREF
+1
V
V
IT–
/ISO = 0 V. V
LREF
= 0.42 x V
DD
V
LREF
+0.2
V
V
O
NOTES:
1. Worst case, all ports transmitting, 100% bandwidth at S400, V
DD
= 3.6 V, T
A
= 0
°
C: At T
A
= 70
°
C, the maximum current is tbf mA.
2. All ports transmitting, 100% bandwidth at S400, V
DD
= 3.3 V, T
A
= 25
°
C
3. Receiving on port 0 and transmitting on port 1 and port 2. Full ISO payload of 84
μ
S, S400, data value of CCCCCCCCh, V
DD
= 3.3 V, TA = 25
°
C
4. Receiving cycle starts on port 0 and transmitting cycle starts on port 1 and port 2, V
DD
= 3.3 V, TA = 25
°
C
5. C/LKON is only an input when /RESET = 0
At rated I
O
current
1.665
2.015
V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PDI1394P22 | 3-port Physical Layer Interface(三端口物理層接口) |
| PDI1394P24 | 2-port 400 Mbps physical layer interface(2端口 400 Mbps物理層接口) |
| PDI40C1D00 | |
| PDI40C1300 | |
| PDI40C130R | |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PDI1394P21BE | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P22 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P22BD | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:3-port physical layer interface |
| PDI1394P23 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-port/1-port 400 Mbps physical layer interface |
| PDI1394P23BD | 功能描述:IC IEEE 1394 LINK CTRLR 64LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 標(biāo)準(zhǔn)包裝:3,000 系列:- 應(yīng)用:PDA，便攜式音頻/視頻，智能電話 接口:I²C，2 線串口 電源電壓:1.65 V ~ 3.6 V 封裝/外殼:24-WQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:1015 (CN2011-ZH PDF) 其它名稱:296-25223-2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。