- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98051 > PCZ33937AEKR2 (FREESCALE SEMICONDUCTOR INC) AC MOTOR CONTROLLER, 0.8 A, PDSO54 PDF資料下載
參數(shù)資料
| 型號： | PCZ33937AEKR2 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 運動控制電子 |
| 英文描述： | AC MOTOR CONTROLLER, 0.8 A, PDSO54 |
| 封裝： | 0.65 MM PITCH, ROHS COMPLIANT, SOIC-54 |
| 文件頁數(shù)： | 21/47頁 |
| 文件大?。?/td> | 750K |
| 代理商： | PCZ33937AEKR2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁
Analog Integrated Circuit Device Data
28
Freescale Semiconductor
33937
FUNCTIONAL INTERNAL BLOCK DESCRIPTION
In order to achieve a 100% duty cycle operation of the High
Side external FETs, a fully integrated trickle charge pump
provides the charge necessary to maintain the external FET
gates at fully enhanced levels. The trickle charge pump has
limited ability to supply external leakage paths while
performing it’s primary function. The graphs in Figures 11
supplying external current loads. These limits are based on
maintaining the voltage at CBOOT at least 3.0 V greater than
the voltage on the HS_S for that phase. If this voltage
differential becomes less than 3.0 V, the corresponding high
side FET will most likely not remain fully enhanced and the
high side driver may malfunction due to insufficient bias
voltage between CBOOT and HS_S.
The slew rate of the external output FET is limited by the
driver output impedance, overall (external and internal) gate
resistance and the load capacitance. To ensure the Low Side
FET is not turned on by a large positive dV/dt on the drain of
the Low Side FET, the turn-on slew rate of the High Side
should be limited. If the slew rate of the High Side is limited
by the gate-drain capacitance of the High Side FET, then the
displacement current injected into the Low Side gate drive
output will be approximately the same value. Therefore, to
ensure the Low Side drivers can be held off, the voltage drop
across the Low Side gate driver must be lower than the
threshold voltage of the Low Side FET (see Figure 17).
Similarly, during large negative dV/dt, the High Side FET
will be able to remain off if its gate drive Low Side switch,
develops a voltage drop less than the threshold voltage of the
High Side FET. The gate drive Low Side switch discharges
the gate to the source.
Additionally, during negative dV/dt the Low Side gate drive
could be forced below ground. The Low Side FETs must not
inject detrimental substrate currents in this condition.
The occurrence of these cases depends on the polarity of
the load current during switching.
Figure 17. Positive DV/dt Transient
DRIVER FAULT PROTECTION
The 33937 IC integrates several protection mechanisms
against various faults. The first of them is the Current Sense
Amplifier with the Over-current Comparator. These two
blocks are common for all three driver phases.
Current Sense Amplifier
This amplifier is usually connected as a differential
amplifier (see Figure 9). It senses a current flowing through
the external FETs as a voltage across the current sense
resistor RSENSE. Since the amplifier common mode range
does not extend below ground, it is necessary to use an
external reference to permit measuring both positive and
negative currents.
The amplifier output can be monitored directly (e.g. by the
microcontroller’s ADC) at the AMP_OUT pin, providing the
means for closed loop control with the 33937.
The output voltage is internally compared with the Over-
current Comparator threshold voltage (see Figure 22).
Over-current Comparator
The amplified voltage across RSENSE is compared with the
pre-set threshold value by the over-current comparator input.
If the Current Sense Amplifier output voltage exceeds the
threshold of the Over-current Comparator it would change
the status of its output (OC_OUT pin) and the fault condition
The occurrence of this fault would be signalled by the
return value of the Status Register 0. If the proper Interrupt
Mask has been set, this fault condition will generate an
Phase x
Output
Phase
Return
Px_LS_S
Px_LS_G
Px_HS_S
Low
-Side
Driver
LS
Control
Px_LS_G
Px_HS_G
Deadtime
-VD
VSUP
Phase x Output Voltage
dV/dt
CGS
CDG
CDS
Rg
iCDG
VLS
33927
+
-
G
S
D
Discrete
FET
Package
Zo
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCZ34670EG | SWITCHING REGULATOR, 400 kHz SWITCHING FREQ-MAX, PDSO20 |
| PD69101ILQ | SWITCHING CONTROLLER, PQCC24 |
| PDT006A0X43-SRZ | DC-DC REG PWR SUPPLY MODULE |
| PDT012A0X3-SRZ | 1-OUTPUT DC-DC REG PWR SUPPLY MODULE |
| PDT012A0X3-SRDZ | 1-OUTPUT DC-DC REG PWR SUPPLY MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCZ33999CEK | 制造商:Freescale Semiconductor 功能描述:16 LOW SIDE PWM&SPI - Rail/Tube |
| PD 1/2-0 | 制造商:TE Connectivity 功能描述:HEATSHRINK END CAP 12.7MM PK100 |
| PD 1/4-0 | 制造商:TE Connectivity 功能描述:HEATSHRINK END CAP 6.4MM PK100 制造商:TE Connectivity 功能描述:HEATSHRINK, END CAP, 6.4MM, PK100 制造商:TE Connectivity / Raychem 功能描述:HEATSHRINK, END CAP, 6.4MM, PK100; I.D. Supplied - Metric:6.4mm; I.D. Supplied - Imperial:0.251"; I.D. Recovered Max - Metric:2mm; I.D. Recovered Max - Imperial:0.078"; Shrink Ratio:3:1; Shrink Tubing / Boot Material:PO (Polyolefin);;RoHS Compliant: Yes |
| PD 1/8-0 | 制造商:TE Connectivity 功能描述:HEATSHRINK END CAP 3.2MM PK100 制造商:TE Connectivity 功能描述:HEATSHRINK, END CAP, 3.2MM, PK100 制造商:TE Connectivity 功能描述:HEATSHRINK, END CAP, 3.2MM, PK100, I.D. Supplied - Metric:3.2mm, I.D. Supplied - 制造商:TE Connectivity 功能描述:HEATSHRINK, END CAP, 3.2MM, PK100, I.D. Supplied - Metric:3.2mm, I.D. Supplied - Imperial:0.125", I.D. Recovered Max - Metric:0.58mm, I.D. Recovered Max - Imperial:0.022", Shrink Ratio:3:1, Shrink Tubing / Boot Material:PO , RoHS Compliant: Yes |
| PD 2436 | 制造商:Osram Opto semiconductors 功能描述:Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。