參數(shù)資料
型號(hào): PCM61P-P
英文描述: Serial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
中文描述: 串行輸入18位單片音頻數(shù)字模擬轉(zhuǎn)換器
文件頁數(shù): 4/4頁
文件大?。?/td> 115K
代理商: PCM61P-P
PCM61P
4
MSB ERROR ADJUSTMENT PROCEDURE
(OPTIONAL)
The MSB error of the PCM61P can be adjusted to make the
differential linearity error (DLE) at BPZ essentially zero. This
is important when the signal output levels are very low,
because zero crossing noise (DLE at BPZ) becomes very
significant when compared to the small code changes occur-
ring in the LSB portion of the converter.
To statically adjust DLE at BPZ, refer to the circuit shown in
Figure 3 or the PCM61P connection diagram.
Differential linearity error at bipolar zero and THD are guar-
anteed to meet data sheet specifications without any external
adjustment. However, a provision has been made for an
optional adjustment of the MSB linearity point, which makes
it possible to eliminate DLE error at BPZ. Two procedures are
given to allow either static or dynamic adjustment. The
dynamic procedure is preferred because of the difficulty
associated with the static method (accurately measuring 16-
bit LSB steps).
After allowing ample warm-up time (5-10 minutes) to assure
stable operation of the PCM61P, select input code 3FFFF
hexadecimal (all bits on except the MSB). Measure the output
voltage using a 6-1/2 digit voltmeter and record it. Change the
digital input code to 00000 hexadecimal (all bits off except the
MSB). Adjust the 100k
potentiometer to make the output
read 22.9
μ
V more than the voltage reading of the previous
code (a 1LSB step = 22.9
μ
V). A much simpler method is to
dynamically adjust the DLE at BPZ. Assuming the device has
been installed in a digital audio application circuit, send the
appropriate digital input to produce a –60dB level sinusoidal
output, then adjust the 100k
potentiometer until a minimum
level of distortion is observed.
Data
Input
> One Clock Cycle
> One Clock Cycle
LSB
MSB
>25ns
>25ns
>25ns
>60ns
>5ns
>15ns
Clock
Input
Latch
Enable
>15ns >15ns
FIGURE 2. PCM61P Setup and Hold Timing Diagram.
NOTES: (1) If clock is stopped between input of 18-bit data words, latch enable (LE) must remain low until after the first clock of the next 18-bit data word stream.
(2) Data format is binary two‘s complement (BTC). Individual data bits are clocked in on the corresponding positive clock edge. (3) Latch enable (LE) must remain
low at least one clock cycle after going negative. (4) Latch enable (LE) must be high for at least one clock cycle before going negative.
FIGURE 1. PCM61P Timing Diagram.
MAXIMUM CLOCK RATE
The maximum clock rate of 16.9MHz for the PCM61P is
derived by multiplying the standard audio sample rate of
44.1kHz times sixteen (16
x
oversampling) times the standard
audio word bit length of 24 (44.1kHz
x
16
x
24 = 16.9MHz).
Note that this clock rate accommodates a 24-bit word length,
even though only 18 bits are actually being used.
100k
Trim 15
MSB Adjust 14
1 –V
S
200k
470k
FIGURE 3. MSB Adjust Circuit.
1
MSB
2
3
4
10
11
12
13
14
15
16
17
18
LSB
1
P16 (Clock)
P18 (Data)
P17 (Latch Enable)
相關(guān)PDF資料
PDF描述
PCM61 Serial Input 18-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
PCM63 Colinear⑩ 20-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
PCM63P Colinear⑩ 20-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
PCM63P-J Colinear⑩ 20-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
PCM63P-K Colinear⑩ 20-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCM-62 功能描述:電線鑒定 Pre-Printed WM Card, Vinyl Cloth, .22" W RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長(zhǎng)度:1 in
PCM-625-649 制造商:Panduit Corp 功能描述:Call vendor for pricing
PCM63 制造商:BB 制造商全稱:BB 功能描述:Colinear⑩ 20-Bit Monolithic Audio DIGITAL-TO-ANALOG CONVERTER
PCM-63 功能描述:電線鑒定 Pre-Printed WM Card, Vinyl Cloth, .22" W RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長(zhǎng)度:1 in
PCM6-300-000 制造商:PACTEC 功能描述:TOP&BOTTOM+HARDWARE ONLY