- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367828 > PCM1850APJTR 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 ⅴ 2-CHANNEL MUX AND PGAE PDF資料下載
參數(shù)資料
| 型號： | PCM1850APJTR |
| 英文描述： | 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 ⅴ 2-CHANNEL MUX AND PGAE |
| 中文描述： | 24位，96千赫立體聲A / D轉(zhuǎn)換器6ⅴ2通道MUX和PGAE |
| 文件頁數(shù)： | 23/32頁 |
| 文件大小： | 409K |
| 代理商： | PCM1850APJTR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
www.ti.com
System Reset Control
Mode Register Reset Control
SPI SERIAL CONTROL PORT FOR MODE CONTROL (PCM1850A)
The user-programmable built-in functions of the PCM1850A can be controlled through a serial control port with
the SPI format. All operations for the serial control port use 16-bit data words.
Figure 27
shows the control data
word format. The most-significant bit must be set to 0. Seven bits, labeled IDX[6:0], set the register index (or
address) for write operations. The least-significant eight bits, D[7:0], contain the data to be written to the register
specified by IDX[6:0].
MSB
0
IDX6
IDX5
IDX4
IDX3
IDX2
IDX1
IDX0
D7
D6
D5
D4
D3
D2
D1
D0
LSB
Register Index (or Address)
Register Data
R0001-01
IDX0
D7
D6
D4
D5
D3
D2
D1
D0
MS
MC
MD
IDX1
IDX2
IDX3
IDX4
IDX5
IDX6
0
X
X
X
0
IDX6
T0048-04
PCM1850A
PCM1851A
SLES173–MARCH 2006
The system reset control is used to resynchronize the system via the serial port when the system clock
frequency, interface mode, and data format are changed. Change them while SRST = LOW. If they are changed
during normal operation, analog performance can be degraded.
SRST
0
1
SYSTEM RESET
Resynchronization
Normal operation (default)
The MRST bit is used to reset the mode control register to its default settings via the serial port.
MRST
0
1
MODE REGISTER RESET
Set default value
Normal operation (default)
Figure 28
shows the functional timing diagram for writing to the serial control port. MS (pin 30) is held at a logic-1
state until a register needs to be written. To start the register write cycle, MS is set to logic-0. Sixteen clocks are
then provided on MC (pin 31), corresponding to the 16 bits of the control data word on MD (pin 32). After the
sixteenth clock cycle has completed, the data is latched into the indexed mode control register in the write
operation. To write the next data word, MS must be set to 1 once.
Figure 27. Control Data Word Format for MD
Figure 28. Serial Control Format
23
Submit Documentation Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCM1850APJTRG4 | 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 ⅴ 2-CHANNEL MUX AND PGAE |
| PCM1851A | 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 ⅴ 2-CHANNEL MUX AND PGAE |
| PCM1851APJT | 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 ⅴ 2-CHANNEL MUX AND PGAE |
| PCM1851APJTG4 | 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 ⅴ 2-CHANNEL MUX AND PGAE |
| PCM1851APJTR | 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 ⅴ 2-CHANNEL MUX AND PGAE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCM1850APJTRG4 | 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 24B Stereo Audio ADC RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
| PCM1850PJT | 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 24-Bit Stereo ADC w/6x2 ch MUX & PGA RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
| PCM1850PJTG4 | 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 24-Bit Stereo ADC w/6x2 ch MUX & PGA RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
| PCM1850PJTR | 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 24-Bit Stereo ADC w/6x2 ch MUX & PGA RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
| PCM1850PJTRG4 | 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 24-Bit Stereo ADC w/6x2 ch MUX & PGA RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。