參數(shù)資料
型號: PCM1850APJT
英文描述: 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 ⅴ 2-CHANNEL MUX AND PGAE
中文描述: 24位,96千赫立體聲A / D轉(zhuǎn)換器6ⅴ2通道MUX和PGAE
文件頁數(shù): 29/32頁
文件大小: 409K
代理商: PCM1850APJT
www.ti.com
BOARD DESIGN AND LAYOUT CONSIDERATIONS
V
CC
, V
DD
Pins
The digital and analog power supply lines to the PCM1850A/1851A must be bypassed to the corresponding
ground pins with 0.1-
μ
F ceramic and 10-
μ
F electrolytic capacitors as close to the pins as possible to maximize
the dynamic performance of the ADC.
AGND, DGND Pins
V
IN
L[1:6], V
IN
R[1:6] Pins
A 0.33-
μ
F capacitor is recommended as the ac-coupling capacitor, which gives a 2.4- to 8.5-Hz cutoff frequency.
If higher full-scale input voltage is required, it can be adjusted by adding only one series resistor to each V
xx
pin, but a signal source resistance less than 1 k
is recommended for these pins in order to keep accuracy of
the gain control command and to maintain crosstalk performance.
MOUTL, MOUTR Pins
An ac-coupled light load is recommended; a 2.2-
μ
F capacitor with a 10-k
load gives a 7.2-Hz cutoff frequency.
V
REF
1, V
REF
2, V
REF
S Pins
Between V
REF
1 and AGND, V
REF
2 and AGND, and V
REF
S and AGND, 0.1-
μ
F ceramic and 10-
μ
F electrolytic
capacitors are recommended to ensure low source impedance of the ADC references. These capacitors should
be located as close as possible to the V
REF
1, V
REF
2, and V
REF
S pins to reduce dynamic errors on the ADC
references. The differential voltage between V
REF
2 and AGND sets the analog input full-scale range.
BCK and LRCK Pins (in Master Mode), DOUT Pin
System Clock
PCM1850A
PCM1851A
SLES173–MARCH 2006
APPLICATION INFORMATION (continued)
To maximize the dynamic performance of the PCM1850A/1851A, the analog and digital grounds are not
connected internally. These grounds must have low impedance to avoid digital noise feeding back into the
analog ground. Therefore, they should be connected directly to each other under the parts to reduce the potential
of a noise problem.
These pins have enough load-driving capability. However, if the output line is long, locating a buffer near the
PCM1850A/1851A and minimizing load capacitance is recommended in order to minimize the digital-analog
crosstalk and maximize the dynamic performance of the ADC.
Because the PCM1850A/1851A operates based on a system clock, the quality of the system clock can influence
dynamic performance. Therefore, it is recommended to consider the system clock duty, jitter, and the time
difference between the system clock transition and the BCK or LRCK transition in slave mode.
29
Submit Documentation Feedback
相關(guān)PDF資料
PDF描述
PCM1850APJTG4 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 ⅴ 2-CHANNEL MUX AND PGAE
PCM1850APJTR 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 ⅴ 2-CHANNEL MUX AND PGAE
PCM1850APJTRG4 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 ⅴ 2-CHANNEL MUX AND PGAE
PCM1851A 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 ⅴ 2-CHANNEL MUX AND PGAE
PCM1851APJT 24-BIT, 96-kHz STEREO A/D CONVERTER WITH 6 ⅴ 2-CHANNEL MUX AND PGAE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCM1850APJTG4 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 24B Stereo Audio ADC RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝:
PCM1850APJTR 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 24-Bit Audio ADC RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝:
PCM1850APJTRG4 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 24B Stereo Audio ADC RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝:
PCM1850PJT 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 24-Bit Stereo ADC w/6x2 ch MUX & PGA RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝:
PCM1850PJTG4 功能描述:音頻模/數(shù)轉(zhuǎn)換器 IC 24-Bit Stereo ADC w/6x2 ch MUX & PGA RoHS:否 制造商:Wolfson Microelectronics 轉(zhuǎn)換速率: 分辨率: ADC 輸入端數(shù)量: 工作電源電壓: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: 封裝: