- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367823 > PCK2021 (NXP Semiconductors N.V.) CK00 100/133 MHz spread spectrum differential system clock generator PDF資料下載
參數(shù)資料
| 型號： | PCK2021 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | CK00 100/133 MHz spread spectrum differential system clock generator |
| 中文描述： | CK00 100/133 MHz的微分系統(tǒng)的擴頻時鐘發(fā)生器 |
| 文件頁數(shù)： | 10/15頁 |
| 文件大?。?/td> | 108K |
| 代理商： | PCK2021 |
Philips Semiconductors
Product data
PCK2021
CK00 (100/133 MHz) spread spectrum differential
system clock generator
2001 Oct 11
10
Group offset limits
GROUP
OFFSET
MEASUREMENT LOADS
(LUMPED)
30 pF
MEASUREMENT POINTS
NOTES
3V66 to PCI
0–500 ps, 3V66 leads
1.5 V
18, 19
NOTES TO THE AC TABLES:
1. Output drivers must have monotonic rise/fall times through the specified V
OL
/V
OH
levels.
2. Period, jitter, offset, and skew measured on rising edge at 1.5 V for 3.3 V clocks.
3. PCI is a fixed 33 MHz and 3V66 is a fixed 66 MHz.
4. Frequency accuracy of 48 MHz must be +167 ppm to match USB default.
5. t
HIGH
is measured at 2.4 V for 3.3 V outputs, as shown in Figure 7.
6. t
LOW
is measured at 0.4 V for all outputs as shown in Figure 7.
7. the time is specified from when V
DDQ
achieves its normal operating level (typical condition V
DDQ
= 3.3 V) until the frequency output is stable
and operating within specification.
8. t
and t
are measured as a transition through the threshold region V
= 0.4 V and V
= 2.4 V (1 mA) JEDEC specification.
9. The average period over any 1
μ
s period of time must be greater than the minimum specified period.
10.Calculated at minimum edge rate (1 V/ns) to guarantee 45–55% duty cycle. Pulse width is required to be wider at faster edge rate to ensure
duty specification is met.
11. Test load is R
S
= 33.2
, R
P
= 49.9
.
12.Must be guaranteed in a realistic system environment.
13.Configured for V
OH
= 0.71 V in a 50
environment.
14.Measured at crossing points.
15.Measured at 20% to 80%.
16.Frequency generated by crystal oscillator
17.Voltage measure point (V
M
= 1.5 V).
18.All offsets are to be measured at rising edges.
19.Parameters are guaranteed by design.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCK2021DGG | CK00 100/133 MHz spread spectrum differential system clock generator |
| PCK2022RA | CK00 (100/133 MHz) spread spectrum differential system clock generator |
| PCK2022R | CK00 100/133 MHz spread spectrum differential system clock generator |
| PCK2022RDGG | CK00 100/133 MHz spread spectrum differential system clock generator |
| PCK2023DGG | CK408 66/100/133/200 MHz spread spectrum differential system clock generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCK2021DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CK00 100/133 MHz spread spectrum differential system clock generator |
| PCK2021DL | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CK00 100/133 MHz spread spectrum differential system clock generator |
| PCK2021DL,112 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 CK00 100/133MHZ SSD SYS CLKGEN RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| PCK2021DL,118 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 CK00 100/133MHZ SSD SYS CLKGEN RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| PCK2022R | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CK00 100/133 MHz spread spectrum differential system clock generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。