- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367823 > PCK2020DL (NXP SEMICONDUCTORS) CK00 100/133MHz spread spectrum differential system clock generator PDF資料下載
參數(shù)資料
| 型號： | PCK2020DL |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | XO, clock |
| 英文描述： | CK00 100/133MHz spread spectrum differential system clock generator |
| 中文描述： | 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | 7.50 MM, PLASTIC, SSOP-56 |
| 文件頁數(shù)： | 3/16頁 |
| 文件大?。?/td> | 110K |
| 代理商： | PCK2020DL |
Philips Semiconductors
Product specification
PCK2020
CK00 (100/133MHz) spread spectrum
differential system clock generator
2000 Nov 13
3
PIN DESCRIPTION
PIN NUMBER
SYMBOL
FUNCTION
1
V
SS
Ref
2, 3
Ref0/MultSel0
Ref1/MultSel1
During power up, pins functions as a latched inputs that enables MULTSEL0 and
MULTSEL1 prior to the pins being used for output of 3 V at 14.318 MHz. Part must be
clocked to latch data in.
4
V
DD
3.3Ref
XTAL_IN
5
Crystal input
6
XTAL_OUT
Crystal output
7, 13, 19
V
SS
PCI
8, 9, 11, 12, 14, 15, 17,
18, 20, 21
10, 16, 22
PCICLK[0–9]
3.3 V PCI clock outputs fixed at 33 MHz.
V
DD
3.3PCI
SEL100/133
23
Select input pin for enabling 133 MHz or 100 MHz CPU outputs.
24
V
SS
USB
25, 26
48 MHz/SelA
48 MHz/SelB
3.3 V fixed 48 MHz clock outputs. During power up, pins functions as latched inputs
that enables SELA and SELB prior to the pins being used for output of 3 V at 48 MHz.
Part must be clocked to latch data in.
27
V
DD
3.3USB
PWRDWN
28
Device enters power down mode when held low. Asserts low.
29, 36
V
DD
3.3
3V66[0–3]
30, 31, 34, 35
3.3 V fixed 66 MHz CPU clock outputs.
32, 33
V
SS
37
V
SS
Core
V
DD
3.3Core
38
3.3 V power supply for analog circuits.
39
I_REF
This pin controls the reference current for the host pairs. This pin requires a fixed
precision resistor tied to ground in order to establish the correct current.
40, 46
V
SS
CPU
CPUCLK[0–3]
41, 44, 47, 50
42, 45, 48, 51
CPUCLK[0–3]
43, 49
V
DD
3.3CPU
52
SPREAD
Enables spread spectrum mode when held low on differential host outputs,
MREF/MREF_B clocks, 66 MHz clocks, and 33 MHz PCI clocks. Asserts low.
53
V
SS
M
54
3VMref_b
3.3 V clock outputs running at 1/2 CPU clock frequency. 66 MHz or 50 MHz depending
on the state of input pin SEL133/100. (Out of phase with 3VMREF output).
3.3 V clock outputs running at 1/2 CPU clock frequency. 66 MHz or 50 MHz depending
on the state of input pin SEL133/100.
3.3 V power supply
55
3VMref
56
V
DD
3.3M
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCK2021 | CK00 100/133 MHz spread spectrum differential system clock generator |
| PCK2021DGG | CK00 100/133 MHz spread spectrum differential system clock generator |
| PCK2022RA | CK00 (100/133 MHz) spread spectrum differential system clock generator |
| PCK2022R | CK00 100/133 MHz spread spectrum differential system clock generator |
| PCK2022RDGG | CK00 100/133 MHz spread spectrum differential system clock generator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCK2020DL,512 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 DN RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| PCK2020DL,518 | 功能描述:時鐘發(fā)生器及支持產(chǎn)品 DN RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56 |
| PCK2020DL-T | 功能描述:鎖相環(huán) - PLL DN RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| PCK2021 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CK00 100/133 MHz spread spectrum differential system clock generator |
| PCK2021DGG | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:CK00 100/133 MHz spread spectrum differential system clock generator |
發(fā)布緊急采購，3分鐘左右您將得到回復。