- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369950 > PCI2050PDV BUS CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | PCI2050PDV |
| 英文描述： | BUS CONTROLLER |
| 中文描述： | 總線控制器 |
| 文件頁數(shù)： | 7/17頁 |
| 文件大小： | 220K |
| 代理商： | PCI2050PDV |
PCI2050A
PCI-to-PCI BRIDGE
SCPS067
–
MAY 2001
7
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
secondary PCI interface control terminals
TERMINAL
NAME
I/O
DESCRIPTION
NO.
S_IRDY
177
I/O
Secondary initiator ready. S_IRDY indicates the ability of the secondary bus master to complete the current
data phase of the transaction. A data phase is completed on a rising edge of S_CLK where both S_IRDY and
S_TRDY are asserted; until S_IRDY and S_TRDY are asserted, wait states are inserted.
S_LOCK
172
I/O
Secondary PCI bus lock. S_LOCK is used to lock the secondary bus and gain exclusive access as a master.
S_PAR
168
I/O
Secondary parity. In all secondary bus read and write cycles, the bridge calculates even parity across the S_AD
and S_C/BE buses. As a master during PCI write cycles, the bridge outputs this parity indicator with a
one-S_CLK delay. As a target during PCI read cycles, the calculated parity is compared to the master parity
indicator. A miscompare can result in a parity error assertion (S_PERR).
S_PERR
171
I/O
Secondary parity error indicator. S_PERR is driven by a secondary bus PCI device to indicate that calculated
parity does not match S_PAR when enabled through the command register (PCI offset 04h).
S_REQ8
S_REQ7
S_REQ6
S_REQ5
S_REQ4
S_REQ3
S_REQ2
S_REQ1
S_REQ0
9
8
7
6
5
4
3
2
207
I
Secondary PCI bus request signals. The bridge provides internal arbitration, and these signals are used as
inputs from secondary PCI bus masters requesting the bus. Ten potential masters (including the bridge) can
be located on the secondary PCI bus.
When the internal arbiter is disabled, the S_REQ0 signal is reconfigured as an external secondary bus grant
for the bridge.
S_SERR
169
I
Secondary system error. S_SERR is passed through the primary interface by the bridge if enabled through the
bridge control register (PCI offset 3Eh). S_SERR is never asserted by the bridge.
S_STOP
173
I/O
Secondary cycle stop signal. S_STOP is driven by a PCI target to request that the master stop the current
secondary bus transaction. S_STOP is used for target disconnects and is commonly asserted by target devices
that do not support burst data transfers.
S_TRDY
176
I/O
Secondary target ready. S_TRDY indicates the ability of the secondary bus target to complete the current data
phase of the transaction. A data phase is completed on a rising edge of S_CLK where both S_IRDY and
S_TRDY are asserted; until S_IRDY and S_TRDY are asserted, wait states are inserted.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCI9054AB50BI | Interface IC |
| PCI9036 | Telecommunication IC |
| PCI9050 | PCI Bus Interface/Controller |
| PCI9050-1 | PCI Bus Interface/Controller |
| PCI9052 | PCI Bus Interface/Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCI2050PDVG4 | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 32B 33 MHz PCI-to- PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PCI2050ZHK | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 32B 33 MHz PCI-to- PCI Bridge RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PCI-205DMH,000 | 功能描述:通用繼電器 DPST-NO 3A 5VDC SLD RoHS:否 制造商:Omron Electronics 觸點(diǎn)形式:1 Form A (SPST-NO) 觸點(diǎn)電流額定值:150 A 線圈電壓:24 VDC 線圈電阻:144 Ohms 線圈電流:167 mA 切換電壓:400 V 安裝風(fēng)格:Chassis 觸點(diǎn)材料: |
| PCI20-5R6M-RC | 制造商:ALLIED 制造商全稱:Allied Components International 功能描述:Power Chip Inductors |
| PCI2060 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Asynchronous PCI-to-PCI Bridge |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。