- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367819 > PCF8582C-2P PCF85xxC-2 family 256 to 1024 ⅴ 8-bit CMOS EEPROMs with I2C-bus interface PDF資料下載
參數(shù)資料
| 型號(hào)： | PCF8582C-2P |
| 英文描述： | PCF85xxC-2 family 256 to 1024 ⅴ 8-bit CMOS EEPROMs with I2C-bus interface |
| 中文描述： | PCF85xxC - 2家族256至1024ⅴ8位的CMOS帶I2C EEPROM的總線接口 |
| 文件頁數(shù)： | 7/24頁 |
| 文件大?。?/td> | 179K |
| 代理商： | PCF8582C-2P |
1997 Feb 13
7
Philips Semiconductors
Product specification
256 to 1024
×
8-bit CMOS EEPROMs with
I
2
C-bus interface
PCF85xxC-2 family
8
I
2
C-BUS PROTOCOL
The I
2
C-bus is for 2-way, 2-line communication between
different ICs or modules. The serial bus consists of two
bidirectional lines: one for data signals (SDA), and one for
clock signals (SCL).
Both the SDA and SCL lines must be connected to a
positive supply voltage via a pull-up resistor.
The following protocol has been defined:
Data transfer may be initiated only when the bus is not
busy.
During data transfer, the data line must remain stable
whenever the clock line is HIGH. Changes in the data
line while the clock line is HIGH will be interpreted as
control signals.
8.1
Bus conditions
The following bus conditions have been defined:
Bus not busy
: both data and clock lines remain HIGH.
Start data transfer
: a change in the state of the data
line, from HIGH-to-LOW, while the clock is HIGH,
defines the START condition.
Stop data transfer
: a change in the state of the data
line, from LOW-to-HIGH, while the clock is HIGH,
defines the STOP condition.
Data valid
: the state of the data line represents valid
data when, after a START condition, the data line is
stable for the duration of the HIGH period of the clock
signal. There is one clock pulse per bit of data.
8.2
Data transfer
Each data transfer is initiated with a START condition and
terminated with a STOP condition. The number of the data
bytes, transferred between the START and STOP
conditions is limited to 7 bytes in the E/W mode and
8 bytes in the page E/W mode.
Data transfer is unlimited in the read mode.
The information is transmitted in bytes and each receiver
acknowledges with a ninth bit.
Within the I
2
C-bus specifications a low-speed mode (2 kHz
clock rate) and a high speed mode (100 kHz clock rate)
are defined. The PCF85xxC-2 operates in both modes.
By definition a device that sends a signal is called a
‘transmitter’, and the device which receives the signal is
called a ‘receiver’. The device which controls the signal is
called the ‘master’. The devices that are controlled by the
master are called ‘slaves’.
Each byte is followed by one acknowledge bit. This
acknowledge bit is a HIGH level, put on the bus by the
transmitter. The master generates an extra acknowledge
related clock pulse. The slave receiver which is addressed
is obliged to generate an acknowledge after the reception
of each byte.
The master receiver must generate an acknowledge after
the reception of each byte that has been clocked out of the
slave transmitter.
The device that acknowledges has to pull down the SDA
line during the acknowledge clock pulse in such a way that
the SDA line is stable LOW during the HIGH period of the
acknowledge related clock pulse.
Set-up and hold times must be taken into account.
A master receiver must signal an end of data to the slave
transmitter by not generating an acknowledge on the last
byte that has been clocked out of the slave. In this event
the transmitter must leave the data line HIGH to enable the
master generation of the STOP condition.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCF85 | PCF85xxC-2 family 256 to 1024 ⅴ 8-bit CMOS EEPROMs with I2C-bus interface |
| PCF8582C-2T | PCF85xxC-2 family 256 to 1024 ⅴ 8-bit CMOS EEPROMs with I2C-bus interface |
| PCF8598C-2 | 256 to 1024×8-bit CMOS EEPROMs with IIC-bus interface(帶IIC總線接口的8K位EEPROM) |
| PCF8598C-2P | PCF85xxC-2 family 256 to 1024 ⅴ 8-bit CMOS EEPROMs with I2C-bus interface |
| PCD8594D2D | I2C Serial EEPROM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCF8582C-2P/03,112 | 功能描述:電可擦除可編程只讀存儲(chǔ)器 電可擦除可編程只讀存儲(chǔ)器 256X8 W/I2C RoHS:否 制造商:Atmel 存儲(chǔ)容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時(shí)鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| PCF8582C-2P/03112 | 制造商:NXP Semiconductors 功能描述:IC EEPROM SERIAL 2K 8582 DIP8 制造商:NXP Semiconductors 功能描述:IC EEPROM 2KBIT I2C 100KHZ |
| PCF8582C-2P-03 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:256 x 8-bit CMOS EEPROM with I2C-bus interface |
| PCF8582C-2T | 制造商:NXP Semiconductors 功能描述:Bulk |
| PCF8582C-2T/03 | 制造商:NXP Semiconductors 功能描述:EEPROM SERIAL 2K SMD 8582 SOIC8 制造商:NXP Semiconductors 功能描述:EEPROM SERIAL 2K, SMD, 8582, SOIC8 制造商:NXP Semiconductors 功能描述:IC, EEPROM, 2KBIT, I2C, 100KHZ, SOIC-8; Memory Size:2Kbit; Memory Configuration:2 BLK(256 x 8); Clock Frequency:100kHz; Supply Voltage Min:2.5V; Supply Voltage Max:6V; Memory Case Style:SOIC; No. of Pins:8; IC Interface Type:I2C ;RoHS Compliant: Yes 制造商:NXP Semiconductors 功能描述:Serial access EEPROM,PCF8582C-2T 2kb SO8 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。