- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382382 > PCF8577C (NXP SEMICONDUCTORS) LCD direct/duplex driver with I2C-bus interface PDF資料下載
參數(shù)資料
| 型號： | PCF8577C |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 顯示驅(qū)動器 |
| 英文描述： | LCD direct/duplex driver with I2C-bus interface |
| 中文描述： | LIQUID CRYSTAL DISPLAY DRIVER, PDSO40 |
| 文件頁數(shù)： | 5/28頁 |
| 文件大?。?/td> | 175K |
| 代理商： | PCF8577C |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
1998 Jul 30
5
Philips Semiconductors
Product specification
LCD direct/duplex driver with
I
2
C-bus interface
PCF8577C
6
FUNCTIONAL DESCRIPTION
6.1
Hardware subaddress A0, A1, A2
The hardware subaddress lines A0, A1 and A2 are used to
program the device subaddress for each PCF8577C
connected to the I
2
C-bus. Lines A0 and A2 are shared with
OSC and BP2 respectively to reduce pin-out
requirements.
1.
Line A0 is defined as LOW (logic 0) when this pin is
used for the local oscillator or when connected to V
SS
.
Line A0 is defined as HIGH (logic 1) when connected
to V
DD
.
2.
Line A1 must be defined as LOW (logic 0) or as HIGH
(logic 1) by connection to V
SS
or V
DD
respectively.
3.
In the direct drive mode the second backplane signal
BP2 is not used and the A2/BP2 pin is exclusively the
A2 input. Line A2 is defined as LOW (logic 0) when
connected to V
SS
or, if this is not possible, by leaving
it unconnected (internal pull-down). Line A2 is defined
as HIGH (logic 1) when connected to V
DD
.
4.
In the duplex drive mode the second backplane signal
BP2 is required and the A2 signal is undefined. In this
mode device selection is made exclusively from
lines A0 and A1.
6.2
Oscillator A0/OSC
The PCF8577C has a single-pin built-in oscillator which
provides the modulation for the LCD segment driver
outputs. One external resistor and one external capacitor
are connected to the A0/OSC pin to form the oscillator (see
Figs 15 and 16). For correct start-up of the oscillator after
power on, the resistor and capacitor must be connected to
the same V
SS
/V
DD
as the chip. In an expanded system
containing more than one PCF8577C the backplane
signals are usually common to all devices and only one
oscillator is required. The devices which are not used for
the oscillator are put into the cascade mode by connecting
the A0/OSC pin to either V
DD
or V
SS
depending on the
required state for A0. In the cascade mode each
PCF8577C is synchronized from the backplane signal(s).
6.3
User-accessible registers
There are nine user-accessible 1-byte registers. The first
is a control register which is used to control the loading of
data into the segment byte registers and to select display
options. The other eight are segment byte registers, split
into two banks of storage, which store the segment data.
The set of even numbered segment byte registers is called
BANK A. Odd numbered segment byte registers are called
BANK B.
There is one slave address for the PCF8577C (see Fig.6).
All addressed devices load the second byte into the control
register and each device maintains an identical copy of the
control byte in the control register at all times (see I
2
C-bus
protocol, Fig.7), i.e. all addressed devices respond to
control commands sent on the I
2
C-bus.
The control register is shown in more detail in Fig.3.
The least-significant bits select which device and which
segment byte register is loaded next. This part of the
register is therefore called the Segment Byte Vector
(SBV).
The upper three bits of the SBV (V5 to V3) are compared
with the hardware subaddress input signals A2, A1
and A0. If they are the same then the device is enabled for
loading, if not the device ignores incoming data but
remains active.
The three least-significant bits of the SBV (V2 to V0)
address one of the segment byte registers within the
enabled chip for loading segment data.
The control register also has two display control bits.
These bits are named MODE and BANK. The MODE bit
selects whether the display outputs are configured for
direct or duplex drive displays. The BANK bit allows the
user to display BANK A or BANK B.
6.4
Auto-incremented loading
After each segment byte is loaded the SBV is incremented
automatically. Thus auto-incremented loading occurs if
more than one segment byte is received in a data transfer.
Since the SBV addresses both device and segment
registers in all addressed chips, auto-incremented loading
may proceed across device boundaries provided that the
hardware subaddresses are arranged contiguously.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCF8577CP | LCD direct/duplex driver with I2C-bus interface |
| PCF8591 | 8-bit A/D and D/A converter |
| PCA8591 | 8-bit A/D and D/A converter |
| PCA8591P | 8-bit A/D and D/A converter |
| PCA8591T | 8-bit A/D and D/A converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCF8577CP | 制造商:NXP Semiconductors 功能描述:LCD direct/duplex driver,PCF8577CP DIP40 |
| PCF8577CP/F3,112 | 功能描述:LCD 驅(qū)動器 LCD DRIVER 32/64SEG RoHS:否 制造商:Maxim Integrated 數(shù)位數(shù)量:4.5 片段數(shù)量:30 最大時鐘頻率:19 KHz 工作電源電壓:3 V to 3.6 V 最大工作溫度:+ 85 C 最小工作溫度:- 20 C 封裝 / 箱體:PDIP-40 封裝:Tube |
| PCF8577CP/F3112 | 制造商:NXP Semiconductors 功能描述:LCD DRIVER 32/64 SEGMENT 8577 DIP |
| PCF8577CP/FZ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:IC-LCD DRIVER |
| PCF8577CPN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Display Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復。