- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367818 > PCF8558U (NXP Semiconductors N.V.) Universal LCD driver for small graphic panels PDF資料下載
參數(shù)資料
| 型號(hào)： | PCF8558U |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Universal LCD driver for small graphic panels |
| 中文描述： | 通用LCD驅(qū)動(dòng)小的圖像板 |
| 文件頁數(shù)： | 9/24頁 |
| 文件大?。?/td> | 157K |
| 代理商： | PCF8558U |
1998 Apr 07
9
Philips Semiconductors
Objective specification
Universal LCD driver for small graphic
panels
PCF8558
I
2
C-BUS PROTOCOL
Two 7-bit slave addresses (0111100 and 0111101) are
reserved for both the PCF8558. The least-significant bit of
the slave address is set by connecting input SA0 to
either 0 (V
SS
) or 1 (V
DD
). Therefore, two PCF8558 can be
used on the same I
2
C-bus allowing displays of up to
80
×
101 or 40
×
202 dots to be driven.
The I
2
C-bus protocol is shown in Fig.6.
All communications are initiated with a START condition
(S) from the I
2
C-bus master, which is followed by the
desired slave address and write bit. All devices with this
slave address acknowledge in parallel. All other devices
ignore the bus transfer.
In write mode (indicated by setting the read/write bit LOW)
one or more commands follow the slave address
acknowledgement. The commands are also
acknowledged by all addressed devices on the bus.
The last command must clear the continuation bit C. After
the last command a series of data bytes may follow.
The acknowledgement after each byte is made only by the
addressed device. After the last data byte has been
acknowledged, the I
2
C-bus master issues a STOP
condition (P).
For PCF8558, no read mode is provided.
Display bytes are written into the RAM at the address
specified by the data pointer and subaddress counter.
Both the data pointer and subaddress counter are
automatically incremented, enabling a stream of data to be
transferred to the DDRAM.
The instruction format is composed of I
2
C-bus slave
address followed by one command byte, one X address
pointer, followed by any number of data bytes.
Command execution/storing of data takes place during the
acknowledge cycle.
Definitions
Transmitter: the device which sends the data to the bus
Receiver: the device which receives the data from the
bus
Master: the device which initiates a transfer, generates
clock signals and terminates a transfer
Slave: the device addressed by a master
Multi-master: more than one master can attempt to
control the bus at the same time. The I
2
C-bus can
accommodate this without data los/contention.
Arbitration: procedure to ensure that, if more than one
master simultaneously tries to control the bus, only one
is allowed to do so and the message is not corrupted
Synchronization: procedure to synchronize the clock
signals of two or more devices.
Fig.6 I
2
C-bus protocol.
handbook, full pagewidth
MGG563
S
A
O
S
0 1 1 1 1 0
COMMAND
slave address
X ADDRESS
A
C
K
A
C
K
A
C
K
A
C
K
DISPLAY DATA
P
R/W
N
≥
0 bytes
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCF8563 | Real-time clock/calendar(實(shí)時(shí)時(shí)鐘/日歷) |
| PCF8566 | Universal LCD driver for low multiplex rates |
| PCF8573 | Clock/calendar with Power Fail Detector |
| PCF8573P | Clock/calendar with Power Fail Detector |
| PCF8573T | Clock/calendar with Power Fail Detector |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCF8558U/10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for small graphic panels |
| PCF8558U/12 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for small graphic panels |
| PCF8562 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
| PCF8562_09 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
| PCF8562_11 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Universal LCD driver for low multiplex rates |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。