- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382382 > PCF85102C-2P (NXP SEMICONDUCTORS) 256 x 8-bit CMOS EEPROMs with I2C-bus interface PDF資料下載
參數(shù)資料
| 型號： | PCF85102C-2P |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | DRAM |
| 英文描述： | 256 x 8-bit CMOS EEPROMs with I2C-bus interface |
| 中文描述： | 256 X 8 I2C/2-WIRE SERIAL EEPROM, PDIP8 |
| 封裝： | 0.300 INCH, PLASTIC, DIP-8 |
| 文件頁數(shù)： | 7/20頁 |
| 文件大?。?/td> | 99K |
| 代理商： | PCF85102C-2P |
2000 Feb 15
7
Philips Semiconductors
Product specification
256
×
8-bit CMOS EEPROMs with
I
2
C-bus interface
PCF85102C-2; PCF85103C-2
8
I
2
C-BUS PROTOCOL
The I
2
C-bus is designed for 2-way, 2-line communication
between different ICs or modules. The serial bus consists
of two bidirectional lines: one for data signals (SDA), and
one for clock signals (SCL).
Both the SDA and SCL lines must be connected to a
positive supply voltage via a pull-up resistor.
The following protocol has been defined:
Data transfer may be initiated only when the bus is not
busy
During data transfer, the data line must remain stable
whenever the clock line is HIGH. Changes in the data
line while the clock line is HIGH will be interpreted as
control signals.
8.1
Bus conditions
The following bus conditions have been defined:
Bus not busy
: both data and clock lines remain HIGH.
Start data transfer
: a change in the state of the data
line, from HIGH-to-LOW, while the clock is HIGH,
defines the START condition.
Stop data transfer
: a change in the state of the data
line, from LOW-to-HIGH, while the clock is HIGH,
defines the STOP condition.
Data valid
: the state of the data line represents valid
data when, after a START condition, the data line is
stable for the duration of the HIGH period of the clock
signal. There is one clock pulse per bit of data.
8.2
Data transfer
Each data transfer is initiated with a START condition and
terminated with a STOP condition. The number of the data
bytes, transferred between the START and STOP
conditions is limited to seven bytes in the E/W mode and
eight bytes in the page E/W mode.
Data transfer is unlimited in the read mode.
The information is transmitted in bytes and each receiver
acknowledges with a ninth bit.
Within the I
2
C-bus specifications, a low-speed mode
(2 kHz clock rate) and a high speed mode (100 kHz clock
rate) are defined. The PCF8510xC-2 operates in both
modes.
By definition, a device that sends a signal is called a
‘transmitter’, and the device that receives the signal is
called a ‘receiver’. The device that controls the signal is
called the ‘master’. The devices that are controlled by the
master are called ‘slaves’.
Each byte is followed by one acknowledge bit, which is
placed on the bus at a HIGH level by the transmitter.
The mastergeneratesanextraacknowledge-relatedclock
pulse. The slave receiver that is addressed is obliged to
generate an acknowledge after the reception of each byte.
The master receiver must generate an acknowledge after
the reception of each byte that has been clocked out of the
slave transmitter.
The device that acknowledges has to pull the SDA line
down during the acknowledge clock pulse in such a way
that the SDA line is stable LOW during the HIGH period of
the acknowledge-related clock pulse.
Set-up and hold times must be taken into account. A
master receiver must signal an end of data to the slave
transmitter by not generating an acknowledge on the last
byte that has been clocked out of the slave. In this event,
the transmitter must leave the data line HIGH to enable the
master generation of the STOP condition.
相關PDF資料 |
PDF描述 |
|---|---|
| PCF85103C-2 | 256 x 8-bit CMOS EEPROM with I2C-bus interface |
| PCF8570 | 256 x 8-bit static low-voltage RAM with I2C-bus interface |
| PCF8575 | Remote 16-bit I/O expander for I2C-bus |
| PCF8576 | Universal LCD driver for low multiplex rates |
| PCF8576C | Universal LCD driver for low multiplex rates |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PCF85102C-2P/03,11 | 功能描述:電可擦除可編程只讀存儲器 256X8-BIT CMOS RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| PCF85102C-2P-03 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:256 x 8-bit CMOS EEPROM with I2C-bus interface |
| PCF85102C-2T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:256 x 8-bit CMOS EEPROMs with I2C-bus interface |
| PCF85102C-2T/03,11 | 功能描述:電可擦除可編程只讀存儲器 256X8-BIT CMOS RoHS:否 制造商:Atmel 存儲容量:2 Kbit 組織:256 B x 8 數(shù)據(jù)保留:100 yr 最大時鐘頻率:1000 KHz 最大工作電流:6 uA 工作電源電壓:1.7 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-8 |
| PCF85102C-2T/03,112 | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。