- 您現(xiàn)在的位置：買賣IC網 > PDF目錄367813 > PCD5002AH (NXP SEMICONDUCTORS) Enhanced Pager Decoder for APOC1/POCSAG PDF資料下載
參數(shù)資料
| 型號： | PCD5002AH |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 尋呼電路 |
| 英文描述： | Enhanced Pager Decoder for APOC1/POCSAG |
| 中文描述： | TELECOM, PAGING DECODER, PQFP32 |
| 封裝： | 7 X 7 MM, 1.40 MM HEIGHT, PLASTIC, SOT-358-1, LQFP-32 |
| 文件頁數(shù)： | 2/48頁 |
| 文件大?。?/td> | 252K |
| 代理商： | PCD5002AH |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
1999 Jan 08
2
Philips Semiconductors
Product specification
Enhanced Pager Decoder for
APOC1/POCSAG
PCD5002A
CONTENTS
1
2
3
4
5
6
7
8
8.1
8.2
8.3
8.4
8.5
8.6
8.7
8.8
8.9
8.10
8.11
8.12
8.13
8.14
8.15
8.16
8.17
8.18
8.19
8.20
8.21
8.22
8.23
8.24
8.25
8.26
8.27
8.28
8.29
8.30
8.31
8.32
8.33
8.34
8.35
8.36
8.37
8.38
8.39
8.40
FEATURES
APPLICATIONS
GENERAL DESCRIPTION
ORDERING INFORMATION
LICENSE
BLOCK DIAGRAM
PINNING
FUNCTIONAL DESCRIPTION
Introduction
The POCSAG paging code
The APOC1 paging code
Error correction
Operating states
ON status
OFF status
Reset
Bit rates
Oscillator
Input data processing
Battery saving
POCSAG synchronization strategy
APOC1 synchronization strategy
Call termination
Enhanced call termination
Call data output format
Error type indication
Data transfer
Continuous data decoding
Receiver and oscillator control
Demodulator quick charge
External receiver control and monitoring
Battery condition input
Synthesizer control
Serial microcontroller interface
Decoder I
2
C-bus access
External interrupt
Interrupt masking
Status/control register
Pending interrupts
Out-of-range indication
Real-time clock
Periodic interrupt
Received call delay
Alert generation
Alert cadence register (03H; write)
Acoustic alert
Vibrator alert
LED alert
8.41
8.42
8.43
8.44
8.45
8.46
8.47
8.48
8.49
8.50
8.51
8.52
8.53
8.54
8.55
8.56
8.57
8.58
8.59
8.60
8.61
8.62
8.63
8.64
9
9.1
9.2
9.3
9.4
10
11
12
Warbled alert
Direct alert control
Alert priority
Cancelling alerts
Automatic POCSAG alerts
SRAM access
RAM write address pointer (06H; read)
RAM read address pointer (08H; read/write)
RAM data output register (09H; read)
EEPROM access
EEPROM address pointer (07H; read/write)
EEPROM data I/O register (0AH; read/write)
EEPROM access limitations
EEPROM read operation
EEPROM write operation
Invalid write address
Incomplete programming sequence
Unused EEPROM locations
Special programmed function allocation
Synthesizer programming data
Identifier storage allocation
Voltage doubler
Level-shifted interface
Signal test mode
OPERATING INSTRUCTIONS
Reset conditions
Power-on reset circuit
Reset timing
Initial programming
LIMITING VALUES
DC CHARACTERISTICS
DC CHARACTERISTICS (WITH VOLTAGE
CONVERTER)
OSCILLATOR CHARACTERISTICS
AC CHARACTERISTICS
APPLICATION INFORMATION
PACKAGE OUTLINE
SOLDERING
Introduction to soldering surface mount
packages
Reflow soldering
Wave soldering
Manual soldering
Suitability of surface mount IC packages for
wave and reflow soldering methods
DEFINITIONS
LIFE SUPPORT APPLICATIONS
PURCHASE OF PHILIPS I
2
C COMPONENTS
13
14
15
16
17
17.1
17.2
17.3
17.4
17.5
18
19
20
相關PDF資料 |
PDF描述 |
|---|---|
| PCD5002HBD-S | Telecommunication Decoder |
| PCD5002HBD-T | Telecommunication Decoder |
| PCD5003HB-T | Telecommunication Decoder |
| PCD5008HBD-T | Telecommunication Decoder |
| PCD5032B | Linear CODEC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| PCD5002H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced POCSAG and APOC-1 Paging Decoder |
| PCD5002HBD-S | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication Decoder |
| PCD5002HBD-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication Decoder |
| PCD5002U/10 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced POCSAG and APOC-1 Paging Decoder |
| PCD5003 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Advanced POCSAG Paging Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復。