- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382382 > PCA8591 (NXP Semiconductors N.V.) 8-bit A/D and D/A converter PDF資料下載
參數(shù)資料
| 型號： | PCA8591 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 8-bit A/D and D/A converter |
| 中文描述： | 8位A / D和D / A轉(zhuǎn)換器 |
| 文件頁數(shù)： | 14/28頁 |
| 文件大?。?/td> | 221K |
| 代理商： | PCA8591 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
1998 Jul 02
14
Philips Semiconductors
Product specification
8-bit A/D and D/A converter
PCF8591
8.3
System configuration
A device generating a message is a ‘transmitter’, a device receiving a message is the ‘receiver’. The device that controls
the message is the ‘master’ and the devices which are controlled by the master are the ‘slaves’.
8.4
Acknowledge
The number of data bytes transferred between the start and stop conditions from transmitter to receiver is not limited.
Each data byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by
the transmitter whereas the master also generates an extra acknowledge related clock pulse. A slave receiver which is
addressed must generate an acknowledge after the reception of each byte. Also a master must generate an
acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that
acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW
during the HIGH period of the acknowledge related clock pulse. A master receiver must signal an end of data to the
transmitter by
not
generating an acknowledge on the last byte that has been clocked out of the slave. In this event the
transmitter must leave the data line HIGH to enable the master to generate a stop condition.
Fig.13 System configuration.
MBA605
MASTER
TRANSMITTER /
RECEIVER
SLAVE
RECEIVER
SLAVE
TRANSMITTER /
RECEIVER
MASTER
TRANSMITTER
MASTER
TRANSMITTER /
RECEIVER
SDA
SCL
Fig.14 Acknowledgement on the I
2
C-bus.
handbook, full pagewidth
MBC602
S
START
condition
9
8
2
1
clock pulse for
acknowledgement
not acknowledge
acknowledge
DATA OUTPUT
BY TRANSMITTER
DATA OUTPUT
BY RECEIVER
SCL FROM
MASTER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PCA8591P | 8-bit A/D and D/A converter |
| PCA8591T | 8-bit A/D and D/A converter |
| PCF8598C-2P02 | 1024 ⅴ 8-bit CMOS EEPROM with I2C-bus interface |
| PCF8598C-2T02 | 1024 ⅴ 8-bit CMOS EEPROM with I2C-bus interface |
| PCF86C410T | 8-BIT MICROCONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PCA8591P | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit A/D and D/A converter |
| PCA8591T | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit A/D and D/A converter |
| PCA8594F-2P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| PCA8594F-2T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:I2C Serial EEPROM |
| PCA869 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 6-Bit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。