參數(shù)資料
型號(hào)： PC755CVZFU400LE
廠商： ATMEL CORP
元件分類： 微控制器/微處理器
英文描述： PowerPC 755/745 RISC Microprocessor
中文描述： 32-BIT, 400 MHz, RISC PROCESSOR, PBGA360
封裝： 25 X 25 MM, FLIP-CHIP, PLASTIC, BGA-360
文件頁數(shù)： 4/50頁
文件大小： 1064K
代理商： PC755CVZFU400LE
4
PC755/745
2138D–HIREL–06/03
–
–
–
Floating-point Unit and a 32-entry FPR File
–
Support for IEEE-754 standard single and double precision floating point
arithmetic
–
Hardware support for divide
–
Hardware support for denormalized numbers
–
Single-entry reservation station
–
Supports non-IEEE mode for time-critical operations
System Unit
–
Executes CR logical instructions and miscellaneous system instructions
–
Special register transfer instructions
Load/Store Unit
–
One cycle load or store cache access (byte, half-word, word, double-word)
–
Effective address generation
–
Hits under misses (one outstanding miss)
–
Single-cycle unaligned access within double word boundary
–
Alignment, zero padding, sign extend for integer register file
–
Floating point internal format conversion (alignment, normalization)
–
Sequencing for load/store multiples and string operations
–
Store gathering
–
Cache and TLB instructions
–
Big and Little-endian byte addressing supported
–
Misaligned Little-endian supported
–
Level 1 Cache structure
–
32K, 32 bytes line, 8-way set associative instruction cache (iL1)
–
32K, 32 bytes line, 8-way set associative data cache (dL1)
–
Cache locking for both instruction and data caches, selectable by group of
ways
–
Single-cycle cache access
–
Pseudo least-recently used (PLRU) replacement
–
Copy-back or Write Through data cache (on a page per page basis)
–
Supports all PowerPC memory coherency modes
–
Non-Blocking instruction and data cache (one outstanding miss under hits)
–
No snooping of instruction cache
Level 2 (L2) Cache Interface (not implemented on PC745)
–
Internal L2 cache controller and tags; external data SRAMs
–
256K, 512K, and 1-Mbyte 2-way set associative L2 cache support
–
Copyback or write-through data cache (on a page basis, or for all L2)
–
Instruction-only mode and data-only mode.
–
64 bytes (256K/512K) or 128 bytes (1M) sectored line size
Single-cycle arithmetic, shifts, rotates, logical
Multiply and divide support (multi-cycle)
Early out multiply
相關(guān)PDF資料
PDF描述
PC755CVGU300LE PowerPC 755/745 RISC Microprocessor
PC755CVGU350LE E Core
PC755CVGU366LE E Core
PC755CVGU400LE E Core
PC755CVGHU300LE PowerPC 755/745 RISC Microprocessor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PC755M8 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PC755M8 [Updated 6/03. 35 Pages] 32-bit RISC PowerPC-based Multichip Module
PC75B 制造商:Datak Corporation 功能描述:
PC75-C 功能描述:PCB COPPER CLAD 4.5X7" 2 SIDE RoHS:是 類別:原型開發(fā)產(chǎn)品 >> 原型開發(fā)板 - 未穿孔 系列:- 標(biāo)準(zhǔn)包裝:5 系列:500 原型板類型:包銅，無涂層 尺寸/尺寸:36.00" x 24.00"（914.4mm x 609.6mm） 板厚度:0.063"（1.60mm）1/16" 材質(zhì):雙面包銅 FR4，1 盎斯
PC75P 功能描述:PCB COPPER CLAD POS 4 X 6"2 SIDE RoHS:是 類別:原型開發(fā)產(chǎn)品 >> 原型開發(fā)板 - 未穿孔 系列:- 標(biāo)準(zhǔn)包裝:5 系列:500 原型板類型:包銅，無涂層 尺寸/尺寸:36.00" x 24.00"（914.4mm x 609.6mm） 板厚度:0.063"（1.60mm）1/16" 材質(zhì):雙面包銅 FR4，1 盎斯
PC75P-C 功能描述:PCB COPPER CLAD POS 4.5X7"2 SIDE RoHS:是 類別:原型開發(fā)產(chǎn)品 >> 原型開發(fā)板 - 未穿孔 系列:- 標(biāo)準(zhǔn)包裝:5 系列:500 原型板類型:包銅，無涂層 尺寸/尺寸:36.00" x 24.00"（914.4mm x 609.6mm） 板厚度:0.063"（1.60mm）1/16" 材質(zhì):雙面包銅 FR4，1 盎斯
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*