- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382376 > PC74HC594T (NXP SEMICONDUCTORS) 8-bit shift register with output register PDF資料下載
參數(shù)資料
| 型號： | PC74HC594T |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | 8-bit shift register with output register |
| 中文描述： | HC/UH SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO16 |
| 文件頁數(shù)： | 2/10頁 |
| 文件大?。?/td> | 71K |
| 代理商： | PC74HC594T |
December 1991
2
Philips Semiconductors
Product specification
8-bit shift register with output register
74HC/HCT594
FEATURES
Synchronous serial input and output
8-bit parallel output
Shift and storage register have independent direct clear
and clocks
100 MHz (typ.)
Output capability:
– parallel outputs: bus driver
– serial outputs: standard
I
CC
category: MSI
APPLICATIONS
Serial-to parallel data conversion
Remote control holding register
DESCRIPTION
The 74HC/HCT594 are high-speed, Si-gate CMOS
devices, and are pin compatible with low power Schottky
TTL (LSTTL). They are specified in compliance with
JEDEC standard No. 7A.
The 74HC/HCT594 contain an 8-bit, non-inverting,
serial-in, parallel-out shift register that feeds an 8-bit
D-type storage register. Separate clocks and direct
overriding clears are provided on both the shift and storage
registers. A serial output (Q
7
’) is provided for cascading
purposes.
Both the shift and storage register clocks are positive-edge
triggered. If the user wishes to connect both clocks
together, the shift register will always be one count pulse
ahead of the storage register.
QUICK REFERENCE DATA
GND = 0 V: T
amb
= 250 C; t
r
= t
f
= 6 ns.
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W).
P
D
= C
PD
×
V
CC2
×
f
i
+
∑
(C
L
×
V
CC2
×
f
o
), where:
f
i
= input frequency in MHz; f
o
= output frequency in MHz;
∑
(C
L
×
V
CC2
×
f
o
) = sum of the outputs;
C
L
= output load capacitance in pF; V
CC
= supply voltage in V.
For HC, the condition is V
I
= GND to V
CC
; for HCT, the condition is V
I
= GND to V
CC
1.5 V.
2.
ORDERING INFORMATION
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
t
PHL
/t
PLH
propagation delay
SH
CP
to Q
7
’
ST
CP
to Q
n
SH
R
to Q
n
ST
R
to Q
n
maximum clock frequency SH
CP
, ST
CP
input capacitance
power dissipation capacitance per package
C
L
= 15 pF; V
CC
= 5 V
13
13
11
11
100
3.5
84
15
15
14
14
100
3.5
89
ns
ns
ns
ns
MHz
pF
pF
f
max
C
I
C
PD
notes 1 and 2
EXTENDED TYPE NUMBER
PACKAGES
PINS
PIN POSITION
MATERIAL
CODE
PC74HC/HCT594P
PC74HC/HCT594T
16
16
DIL
SO
plastic
plastic
SOT38C, P
SOT109A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC74HCT594P | AMT 2 PORT 1/0-14 SINGLE SIDED CONN |
| PC74HCT594T | 8-bit shift register with output register |
| PC74HCT14 | 10-to-4 line priority encoder |
| PC80QL02N | |
| PC81100NSZ | PHOTOCOUPLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC74HC597T | 制造商:PHI 功能描述: |
| PC74HC6323AT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Prescaler/Frequency Divider |
| PC74HC7046A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Phase-Locked Loop |
| PC74HC7046AP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Phase-Locked Loop |
| PC74HC7046AT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Phase-Locked Loop |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。