- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367799 > PC745BVZFU350LD MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號： | PC745BVZFU350LD |
| 英文描述： | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|PLASTIC |
| 中文描述： | 微處理器| 32位|的CMOS | BGA封裝| 255PIN |塑料 |
| 文件頁數(shù)： | 41/48頁 |
| 文件大?。?/td> | 276K |
| 代理商： | PC745BVZFU350LD |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
PC755B/745B
41/48
8. CLOCK RELATIONSHIPS CHOICE
The PC755B’s PLL is configured by the PLL_CFG[0–3] signals. For a given SYSCLK (bus) frequency, the PLL configuration signals
set the internal CPU and VCO frequency of operation. The PLL configuration for the PC755B is shown in Figure 27 for example fre-
quencies.
Table 17. PC755B Microprocessor PLL Configuration
PLL_CFG
[0–3]
Example Bus-to-Core Frequency in MHz (VCO Frequency in MHz)
Bus-to-Core
Multiplier
Core-to
VCO Multiplier
Bus
33 MHz
Bus
50 MHz
Bus
66 MHz
Bus
75 MHz
Bus
80 MHz
Bus
100 MHz
0100
2x
2x
—
—
—
—
—
200
(400)
1000
3x
2x
—
—
200
(400)
225
(450)
240
(480)
300
(600)
1110
3.5x
2x
—
—
233
(466)
263
(525)
280
(560)
350
(700)
1010
4x
2x
—
200
(400)
266
(533)
300
(600)
320
(640)
400
(800)
0111
4.5x
2x
—
225
(450)
300
(600)
338
360
(720)
—
1011
5x
2x
—
250
(500)
333
(666)
375
(750)
400
(800)
—
1001
5.5x
2x
—
275
(550)
366
(733)
—
—
—
1101
6x
2x
200
(400)
300
(600)
400
(800)
—
—
—
0101
6.5x
2x
216
(433)
325
(650)
—
—
—
—
0010
7x
2x
233
(466)
350
(700)
—
—
—
—
0001
7.5x
2x
250
(500)
375
(750)
—
—
—
—
1100
8x
2x
266
(533)
400
(800)
—
—
—
—
0110
10x
2x
333
(666)
—
—
—
—
—
0011
PLL off/bypass
PLL off, SYSCLK clocks core circuitry directly, 1x bus-to-core implied
1111
PLL off
PLL off, no core clocking occurs
Notes:
1. PLL_CFG[0–3] settings not listed are reserved.
2. The sample bus-to-core frequencies shown are for reference only. Some PLL configurations may select bus, core, or VCO
frequencies which are not useful, not supported, or not tested for by the PC755B; see Section 4.2.1. , “ Clock AC Specifications,”
for valid SYSCLK, core, and VCO frequencies.
3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set
for 1:1 mode operation. This mode is intended for factory use only.
Note: The AC timing specifications given in this document do not apply in PLL-bypass mode.
4. In PLL-off mode, no clocking occurs inside the PC755B regardless of the SYSCLK input.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC745BVZFU400LD | MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|PLASTIC |
| PC755BMZFU300LD | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
| PC755BMZFU350LD | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
| PC755BMZFU400LD | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
| PC755BVZFU300LD | MICROPROCESSOR|32-BIT|CMOS|BGA|360PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC745BVZFU400LD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|PLASTIC |
| PC74631-1 | 制造商: 功能描述: 制造商:undefined 功能描述: |
| PC74HC00D | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad 2-input NAND Gate |
| PC74HC04T | 制造商:NXP Semiconductors 功能描述: |
| PC74HC08N | 制造商:NXP Semiconductors 功能描述:74HC08N |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。