- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367793 > PC107AVGHU100LC (ATMEL CORP) PCI Bridge Memory Controller PDF資料下載
參數(shù)資料
| 型號(hào)： | PC107AVGHU100LC |
| 廠商： | ATMEL CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | PCI Bridge Memory Controller |
| 中文描述： | MULTIFUNCTION PERIPHERAL, CBGA503 |
| 封裝： | 33 X 33 MM, HITCE, CERAMIC, BGA-503 |
| 文件頁數(shù)： | 25/50頁 |
| 文件大小： | 453K |
| 代理商： | PC107AVGHU100LC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁
25
PC107A [Preliminary]
2137C–HIREL–03/04
Figure 12.
DLL Locking Range Loop Delay (DLL_Standard = 1)
Operating Frequency
This section provides the AC electrical characteristics for the PC107A. After fabrication,
functional parts are sorted by maximum core frequency as shown in Figure 10 and
“Clock AC Specifications” on page 23 and tested for conformance to the AC specifica-
tions for that frequency. The core frequency is determined by the bus (PCI_SYNC_IN)
clock frequency and the settings of the PLL_CFG[0
–
3] signals. Parts are sold by maxi-
mum processor core frequency; see “Ordering Information” on page 46.
Table 10 provides the operating frequency information for the PC107A.
At recommended operating conditions (see Table 3 on page 12) with
LV
DD
= 3.3
±
0.3V.
Note:
1. Caution: The PCI_SYNC_IN frequency and PLL_CFG[0–3] settings must be chosen
such that the resulting peripheral logic/memory bus frequency, CPU (core) frequency,
and PLL (VCO) frequencies do not exceed their respective maximum or minimum
operating frequencies. Refer to the PLL_CFG[0–3] signal description in “Clock Rela-
tionships Choice” on page 41 for valid PLL_CFG[0–3] settings and PCI_SYNC_IN
frequencies.
0
5
10
15
20
25
30
35
40
0
5
10
15
45
50
Tloop Propagation Delay Time (ns)
Tclk = 0.9 x Tloop + 13.95 ns
T
Tclk = 0.45 x Tloop + 6.98 ns
Tclk = 0.55 x Tloop + 2.97 ns
Tclk = 1.1 x Tloop + 5.94 ns
Table 10.
Operating Frequency
Characteristic
(1)
66 MHz
100 MHz
Unit
Min
Max
Min
Max
Core (memory bus/processor bus) frequency
25
66
25
100
MHz
PCI input frequency (PCI_SYNC_IN)
12.5 – 66
MHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC107AVGHU100LD | PCI Bridge Memory Controller |
| PC107AVZFU100L | PCI Bridge Memory Controller |
| PC107AVZFU100LC | PCI Bridge Memory Controller |
| PC107AVZFU100LD | PCI Bridge Memory Controller |
| PC107AVGHU100L | PCI Bridge Memory Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC107AVGHU100LD | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller |
| PC107AVZFU100L | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller |
| PC107AVZFU100LC | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:PCI Bridge Memory Controller |
| PC107AVZFU100LD | 制造商:e2v technologies 功能描述:IC BRIDGE MEM CTRL 100 MHZ - Trays |
| PC107B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。