
Chapter 21 Timer Module (TIM16B8CV2) Block Description
MC9S12XE-Family Reference Manual , Rev. 1.07
814
Freescale Semiconductor
21.4.2.13 Main Timer Interrupt Flag 2 (TFLG2)
TFLG2 indicates when interrupt conditions have occurred. To clear a bit in the flag register, write the bit
to one.
Read: Anytime
Write: Used in clearing mechanism (set bits cause corresponding bits to be cleared).
Any access to TCNT will clear TFLG2 register if the TFFCA bit in TSCR register is set.
21.4.2.14 Timer Input Capture/Output Compare Registers High and Low 0–7
(TCxH and TCxL)
Table 21-14. TRLG1 Field Descriptions
Field
Description
7:0
C[7:0]F
Input Capture/Output Compare Channel “x” Flag
— These flags are set when an input capture or output
compare event occurs. Clear a channel flag by writing one to it.
When TFFCA bit in TSCR register is set, a read from an input capture or a write into an output compare channel
(0x0010–0x001F) will cause the corresponding channel flag CxF to be cleared.
Module Base + 0x000F
7
6
5
4
3
2
1
0
R
TOF
0
0
0
0
0
0
0
W
Reset
0
0
0
0
0
0
0
0
Unimplemented or Reserved
Figure 21-21. Main Timer Interrupt Flag 2 (TFLG2)
Table 21-15. TRLG2 Field Descriptions
Field
Description
7
TOF
Timer Overflow Flag
— Set when 16-bit free-running timer overflows from 0xFFFF to 0x0000. This bit is cleared
automatically by a write to the TFLG2 register with bit 7 set. (See also TCRE control bit explanation.)
Module Base + 0x0010 = TC0H
0x0012 = TC1H
0x0014 = TC2H
0x0016 = TC3H
0x0018 = TC4H
0x001A = TC5H
0x001C = TC6H
0x001E = TC7H
15
14
13
12
11
10
9
0
R
Bit 15
Bit 14
Bit 13
Bit 12
Bit 11
Bit 10
Bit 9
Bit 8
W
Reset
0
0
0
0
0
0
0
0
Figure 21-22. Timer Input Capture/Output Compare Register x High (TCxH)