- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄3861 > P89V662FBC,557 (NXP Semiconductors)IC 80C51 MCU FLASH 32K 44-TQFP PDF資料下載
參數(shù)資料
| 型號： | P89V662FBC,557 |
| 廠商： | NXP Semiconductors |
| 文件頁數(shù)： | 19/90頁 |
| 文件大小： | 0K |
| 描述： | IC 80C51 MCU FLASH 32K 44-TQFP |
| 產(chǎn)品培訓模塊： | Migrating from 8/16-Bit MCUs to 32-Bit ARMs |
| 標準包裝： | 800 |
| 系列： | 89V |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 40MHz |
| 連通性： | I²C，SPI，UART/USART |
| 外圍設備： | POR，PWM，WDT |
| 輸入/輸出數(shù)： | 36 |
| 程序存儲器容量： | 32KB（32K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 振蕩器型： | 內(nèi)部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-TQFP |
| 包裝： | 托盤 |
| 配用： | 622-1001-ND - USB IN-CIRCUIT PROG 80C51ISP |
| 其它名稱： | 568-2435 568-2435-ND 568-8271 935280832557 P89V662FBC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
P89V660_662_664
All information provided in this document is subject to legal disclaimers.
NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 3.1 — 17 October 2011
26 of 90
NXP Semiconductors
P89V660/662/664
80C51 with 512 B/1 kB/2 kB RAM, dual I2C-bus, SPI
6.4.1 I2C-bus data register
S1DAT register contains the data to be transmitted or the data received. The CPU can
read and write to this 8-bit register while it is not in the process of shifting a byte. Thus this
register should only be accessed when the SI bit is set. Data in S1DAT remains stable as
long as the SI bit is set. Data in S1DAT is always shifted from right to left: the first bit to be
transmitted is the MSB (bit 7), and after a byte has been received, the first bit of received
data is located at the MSB of S1DAT.
6.4.2 I2C-bus slave address register
The S1ADR register is readable and writable, and is only used when the I2C-bus interface
is set to slave mode. In master mode, this register has no effect. The LSB of S1ADR is
general call bit. When this bit is set, the general call address (00H) is recognized.
6.4.3 I2C-bus control register
The CPU can read and write this register. There are two bits are affected by hardware: the
SI bit and the STO bit. The SI bit is set by hardware and the STO bit is cleared by
hardware.
CR2:0 determines the SCL source and frequency when the I2C-bus is in master mode. In
slave mode these bits are ignored and the bus will automatically synchronize with any
clock frequency up to 100 kHz from the master I2C-bus device. Timer 1 should be
programmed by the user in 8 bit auto-reload mode (Mode 2) when used as the SCL
source. See Table 17.
The STA bit is START flag. Setting this bit causes the I2C-bus interface to enter master
mode and attempt transmitting a START condition or transmitting a repeated START
condition when it is already in master mode.
The STO bit is STOP flag. Setting this bit causes the I2C-bus interface to transmit a STOP
condition in master mode, or recovering from an error condition in slave mode.
If the STA and STO are both set, then a STOP condition is transmitted to the I2C-bus if it is
in master mode, and transmits a START condition afterwards. If it is in slave mode, an
internal STOP condition will be generated, but it is not transmitted to the bus.
Table 13.
I2C-bus slave address register (S1ADR - address DBH) bit allocation
Bit
7
6
5
4
3
2
1
0
Symbol
S1ADR.6 S1ADR.5 S1ADR.4 S1ADR.3 S1ADR.2 S1ADR.1 S1ADR.0 S1GC
Reset
0000
Table 14.
I2C-bus slave address register (S1ADR - address DBH) bit description
Bit
Symbol
Description
7:1
S1ADR7:1 7 bit own slave address. When in master mode, the contents of this register has
no effect.
0
S1GC
General call bit. When set, the general call address (00H) is recognized,
otherwise it is ignored.
相關PDF資料 |
PDF描述 |
|---|---|
| PIC32MX130F064B-I/SO | IC MCU 32BIT 64KB FLASH 28-SOIC |
| PIC32MX220F032D-I/ML | IC MCU 32BIT 32KB FLASH 44QFN |
| PIC18LF26K80-I/MM | MCU PIC 64KB FLASH 28QFN |
| PIC18F26K80-I/MM | MCU PIC 64KB FLASH 28QFN |
| PIC16C55-RC/P | IC MCU OTP 512X12 28DIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| P89V664 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 16 kB/32 kB/64 kB flash microcontroller with 512 B/1 kB/2 kB RAM, dual I2C-bus, SPI |
| P89V664FA | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 16 kB/32 kB/64 kB flash microcontroller with 512 B/1 kB/2 kB RAM, dual I2C-bus, SPI |
| P89V664FA,512 | 功能描述:8位微控制器 -MCU 80C51 64K FL / 2K RM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| P89V664FA512 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 16 kB/32 kB/64 kB flash microcontroller with 512 B/1 kB/2 kB RAM, dual I2C-bus, SPI |
| P89V664FBC | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit 80C51 5 V low power 16 kB/32 kB/64 kB flash microcontroller with 512 B/1 kB/2 kB RAM, dual I2C-bus, SPI |
發(fā)布緊急采購，3分鐘左右您將得到回復。