參數(shù)資料
型號: P89LPC902FN,129
廠商: NXP Semiconductors
文件頁數(shù): 20/53頁
文件大小: 0K
描述: IC 80C51 MCU FLASH 1K 8-DIP
產(chǎn)品培訓(xùn)模塊: Migrating from 8/16-Bit MCUs to 32-Bit ARMs
標(biāo)準(zhǔn)包裝: 250
系列: LPC900
核心處理器: 8051
芯體尺寸: 8-位
速度: 7.3728MHz
外圍設(shè)備: 欠壓檢測/復(fù)位,LED,POR,WDT
輸入/輸出數(shù): 6
程序存儲器容量: 1KB(1K x 8)
程序存儲器類型: 閃存
RAM 容量: 128 x 8
電壓 - 電源 (Vcc/Vdd): 2.4 V ~ 3.6 V
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 85°C
封裝/外殼: 8-DIP(0.300",7.62mm)
包裝: 管件
配用: 622-1006-ND - SOCKET ADAPTER BOARD
568-4000-ND - DEMO BOARD SPI/I2C TO DUAL UART
568-3510-ND - DEMO BOARD SPI/I2C TO UART
568-1759-ND - EMULATOR DEBUGGER/PROGRMMR LPC9X
其它名稱: 568-2246-5
935273899129
P89LPC902FN-S
Philips Semiconductors
P89LPC901/902/903
8-bit microcontrollers with two-clock 80C51 core
Product data
Rev. 05 — 17 December 2004
27 of 53
9397 750 14465
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
8.6 CPU CLock (CCLK) wake-up delay
The P89LPC901/902/903 has an internal wake-up timer that delays the clock until it
stabilizes depending to the clock source used. If the clock source is any of the three
crystal selections (P89LPC901) the delay is 992 OSCCLK cycles plus 60 to 100
s.
8.7 CPU CLOCK (CCLK) modication: DIVM register
The OSCCLK frequency can be divided down up to 510 times by conguring a
dividing register, DIVM, to generate CCLK. This feature makes it possible to
temporarily run the CPU at a lower rate, reducing power consumption. By dividing the
clock, the CPU can retain the ability to respond to events that would not exit Idle
mode by executing its normal program at a lower rate. This can also allow bypassing
the oscillator start-up time in cases where Power-down mode would otherwise be
used. The value of DIVM may be changed by the program at any time without
interrupting code execution.
8.8 Low power select
The P89LPC901 is designed to run at 18 MHz (CCLK) maximum. However, if CCLK
is 8 MHz or slower, the CLKLP SFR bit (AUXR1.7) can be set to ‘1’ to lower the power
consumption further. On any reset, CLKLP is ‘0’ allowing highest performance
access. This bit can then be set in software if CCLK is running at 8 MHz or slower.
8.9 Memory organization
The various P89LPC901/902/903 memory spaces are as follows:
DATA
128 bytes of internal data memory space (00h:7Fh) accessed via direct or indirect
addressing, using instruction other than MOVX and MOVC. All or part of the Stack
may be in this area.
SFR
Special Function Registers. Selected CPU registers and peripheral control and
status registers, accessible only via direct addressing.
CODE
64 kB of Code memory space, accessed as part of program execution and via the
MOVC instruction. The P89LPC901/902/903 has 1 kB of on-chip Code memory.
8.10 Data RAM arrangement
The 128 bytes of on-chip RAM is organized as follows:
8.11 Interrupts
The P89LPC901/902/903 uses a four priority level interrupt structure. This allows
great exibility in controlling the handling of the many interrupt sources.
Table 10:
On-chip data memory usages
Type
Data RAM
Size (Bytes)
DATA
Memory that can be addressed directly and indirectly 128
相關(guān)PDF資料
PDF描述
VI-J42-IY-F1 CONVERTER MOD DC/DC 15V 50W
P89LPC901FN,129 IC 80C51 MCU FLASH 1K 8-DIP
VI-J41-IY-F4 CONVERTER MOD DC/DC 12V 50W
VI-B3T-IY-F2 CONVERTER MOD DC/DC 6.5V 50W
AT89C51CC03CA-SLSUM IC 8051 MCU 64K FLASH 44-PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P89LPC903 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
P89LPC903FD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers with two-clock 80C51 core 1 kB 3 V Flash with 128-byte RAM
P89LPC903FD,112 功能描述:8位微控制器 -MCU 80C51 1K FL 128B RAM RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
P89LPC903FD112 制造商:NXP Semiconductors 功能描述:IC 8BIT MCU 80C51 12MHZ SOIC-8
P89LPC904 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:8-bit microcontrollers with two-clock accelerated 80C51 core 1 kB 3 V byte-erasable Flash with 8-bit A/D converter