參數(shù)資料
型號: P87L42
廠商: INTEL CORP
元件分類: 微控制器/微處理器
英文描述: UNIVERSAL PERIPHERAL INTERFACE CHMOS 8-BIT SLAVE MICROCONTROLLER
中文描述: 8-BIT, OTPROM, 0.833 MHz, MICROCONTROLLER, PDIP40
封裝: PLASTIC, DIP-40
文件頁數(shù): 8/25頁
文件大?。?/td> 305K
代理商: P87L42
UPI-C42/UPI-L42
Table 2 covers all suspend mode pin states. In addi-
tion to the suspend power down mode, the UPI-C42
will also support the NMOS power down mode as
outlined in Chapter 4 of the UPI-42AH users manual.
Table 2. Suspend Mode Pin States
Pins
Suspend
Ports 1 and 2
Outputs
Inputs
Tristate
Weak Pull-Up
Disabled
DBB
(1)
Outputs
Inputs
Normal
Normal
System Control
(RD
Y
, WR
Y
,
CS
Y
, A0)
Disabled
Reset
Y
Enabled
Crystal Osc.
(XTAL1, XTAL2)
Disabled
Test 0, Test 1
Disabled
Prog
High
Sync
High
EA
Disabled,
No Pull-Up
SS
Y
Disabled,
Weak Pull-Up
I
CC
k
40
m
A
NOTES:
1. DBB outputs are Tristate unless CS
Y
and RD
Y
are ac-
tive. DBB inputs are disabled unless CS
Y
and WR
Y
are
active.
2. A ‘‘disabled’’ input will not cause current to be drawn
regardless of input level (within the supply range).
3. Weak pull-ups have current capability of typically 5
m
A.
NEW UPI-C42 INSTRUCTIONS
The UPI-C42 will support several new instructions to
allow for the use of new C42 features. These in-
structions are not necessary to the user who does
not wish to take advantage of any new C42 function-
ality. The C42 will be completely compatible with all
current NMOS code/applications. In order to use
new features, however, some code modifications will
be necessary. All new instructions can easily be in-
serted into existing code by use of the ASM-48 mac-
ro facility as shown in the following example:
Macname MACRO
DB
ENDM
63H
New Instructions
The following is a list of additions to the UPI-42 in-
struction set. These instructions apply only to the
UPI-C42. These instructions must be added to exist-
ing code in order to use any new functionality.
SEL PMB0
Select Program Memory Bank 0
OPCODE
0110 0011 (63h)
PC Bit 11 is set to zero on next JMP or CALL instruc-
tion. All references to program memory fall within
the range of 0–2047 (0–7FFh).
SEL PMB1
Select Program Memory Bank 1
OPCODE
0111 0011 (73h)
PC Bit 11 is set to one on next JMP or CALL instruc-
tion. All references to program memory fall within
the range of 2048–4095 (800h–FFFh).
ENA20
Enables Auto A20 hardware
OPCODE
0011 0011 (33h)
Enables on chip logic to support Hardware A20 Gate
feature. Will remain enabled until device is reset.
8
相關(guān)PDF資料
PDF描述
P80C42 UNIVERSAL PERIPHERAL INTERFACE CHMOS 8-BIT SLAVE MICROCONTROLLER
P80L42 UNIVERSAL PERIPHERAL INTERFACE CHMOS 8-BIT SLAVE MICROCONTROLLER
P809x-90 N STR.CLAMP JACK/RG 8, 213,225 RoHS Compliant: Yes
P839x-90 MCS-96 809X-90, 839X-90
P809xBH RF Coaxial Connector Adapter; Body Material:Brass; Body Plating:Nickel; Body Style:Straight Bulkhead Adapter, Jack-Jack; Contact Material:Beryllium Copper; Contact Plating:Silver; Impedance:50ohm; Series:N; Contact Termination:Crimp RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P87LPC759 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low power, low price, low pin count (14 pin) microcontroller with 1 kbyte OTP
P87LPC759BN 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low power, low price, low pin count (14 pin) microcontroller with 1 kbyte OTP
P87LPC760 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Low power, low price, low pin count (14 pin) microcontroller with 1 kbyte OTP
P87LPC760BDH 功能描述:8位微控制器 -MCU 80C51 1K/128 OTP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
P87LPC760BDH,112 功能描述:8位微控制器 -MCU 80C51 1K/128 OTP RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT