參數(shù)資料
型號(hào): P60ARM-GP1N
廠商: Zarlink Semiconductor Inc.
英文描述: Low power, general purpose 32-bit RISC microprocessor
中文描述: 低功耗,通用32位RISC微處理器
文件頁(yè)數(shù): 92/120頁(yè)
文件大小: 1275K
代理商: P60ARM-GP1N
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)當(dāng)前第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
P60ARM-B
88
7.17 Instruction Speed Summary
Due to the pipelined architecture of the CPU, instructions overlap considerably. In a typical cycle one
instruction may be using the data path while the next is being decoded and the one after that is being
fetched. For this reason the following table presents the incremental number of cycles required by an
instruction, rather than the total number of cycles for which the instruction uses part of the processor.
Elapsed time (in cycles) for a routine may be calculated from these figures which are shown in
Table 23:
ARM Instruction Speeds
. These figures assume that the instruction is actually executed. Unexecuted
instructions take one cycle.
n
is the number of words transferred.
m
is the number of cycles required by the multiply algorithm, which is determined by the contents of
Rs. Multiplication by any number between
2^(2m-3)
and
2^(2m-1)-1
takes 1S+mI
m
cycles for
1<m>16
. Multiplication by 0 or 1 takes 1S+1I cycles, and multiplication by any number greater than
or equal to 2^(29) takes 1S+16I cycles. The maximum time for any multiply is thus 1S+16I cycles.
b
is the number of cycles spent in the coprocessor busy-wait loop.
If the condition is not met all instructions take one S cycle. The cycle types (N, S, I and C) are deTned in
Chapter 5.0 Memory Interface
.
Cycle
Address
nBW
nRW
Data
nMREQ
SEQ
nOPC
1
pc+8
1
0
(pc+8)
0
1
0
pc+12
Table 22: Unexecuted Instruction Cycle Operations
Instruction
Data Processing
Cycle count
Additional
1S
+ 1I for SHIFT(Rs)
+ 1I + 1N if R15 written
MSR, MRS
LDR
STR
LDM
STM
SWP
B,BL
SWI, trap
MUL,MLA
CDP
LDC,STC
MRC
MCR
1S
1S
+ 1N
2N
+ 1N
+ 2N
+ 2N
+ 1N
+ 1N
+
1I
+ 1S + 1N if R15 loaded
nS
+
1I
+ 1S + 1N if R15 loaded
(n-1)S
1S
2S
2S
1S
1S
+
1I
+
+
mI
bI
bI
bI
(n-1)S
+ 2N
+
1S
1S
+
+
+ 1C
+ 1C
(b+1)I
Table 23: ARM Instruction Speeds
相關(guān)PDF資料
PDF描述
P60ARM-IG Low power, general purpose 32-bit RISC microprocessor
P60ARM-B Low power, general purpose 32-bit RISC microprocessor
P60A 60W DC-DC Converter P60A-Series
P60A12D05P 60W DC-DC Converter P60A-Series
P60A12D12P 60W DC-DC Converter P60A-Series
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P60ARM-IG 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor
P-60AS/A18 功能描述:BATTERY NICAD 2/3A 600MAH W/TAB RoHS:否 類別:電池產(chǎn)品 >> 電池,充電式(蓄電池) 系列:- MSDS 材料安全數(shù)據(jù)表:Nickel Metal Hydride Battery MSDS 標(biāo)準(zhǔn)包裝:1,000 系列:TWICELL 電池化學(xué):鎳金屬氫化物 電池大小:AAA 電壓 - 額定:1.2V 容量:930mAh 尺寸/尺寸:- 端接類型:焊片 放電速率:186mA 標(biāo)準(zhǔn)充電電流:100mA 標(biāo)準(zhǔn)充電時(shí)間:16小時(shí) 重量:0.029 磅(13.15g) 裝運(yùn)信息:- 其它名稱:SY153T
P60AS302 制造商:APEM 功能描述:
P60AS632-8C 制造商:NYLOK 功能描述:
P60AS701 功能描述:旋鈕開關(guān) 10POS BCD 0.15A 24V RoHS:否 制造商:C&K Components 位置數(shù)量:5 卡片組數(shù)量: 每卡片組極數(shù):2 電流額定值:250 mA 電壓額定值:125 V 指數(shù)角: 觸點(diǎn)類型: 觸點(diǎn)形式:DPST 端接類型:Solder 安裝類型:Panel 觸點(diǎn)電鍍:Silver