參數(shù)資料
型號： P51XAG33KBA
廠商： NXP SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
中文描述： 16-BIT, MROM, 30 MHz, MICROCONTROLLER, PQCC44
封裝： PLASTIC, LCC-44
文件頁數(shù)： 5/36頁
文件大小： 208K
代理商： P51XAG33KBA
Philips Semiconductors
Product specification
XA-G3
XA 16-bit microcontroller family
32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
1999 Apr 07
5
PIN DESCRIPTIONS
MNEMONIC
PIN. NO.
TYPE
NAME AND FUNCTION
PLCC
LQFP
V
SS
1, 22
16
I
Ground:
0V reference.
V
DD
23, 44
17
I
Power Supply:
This is the power supply voltage for normal, idle, and power down operation.
P0.0 – P0.7
43–36
37–30
I/O
Port 0:
Port 0 is an 8-bit I/O port with a user-configurable output type. Port 0 latches have 1s
written to them and are configured in the quasi-bidirectional mode during reset. The operation of
port 0 pins as inputs and outputs depends upon the port configuration selected. Each port pin is
configured independently. Refer to the section on I/O port configuration and the DC Electrical
Characteristics for details.
When the external program/data bus is used, Port 0 becomes the multiplexed low data/instruction
byte and address lines 4 through 11.
P1.0 – P1.7
2–9
40–44,
1–3
I/O
Port 1:
Port 1 is an 8-bit I/O port with a user-configurable output type. Port 1 latches have 1s
written to them and are configured in the quasi-bidirectional mode during reset. The operation of
port 1 pins as inputs and outputs depends upon the port configuration selected. Each port pin is
configured independently. Refer to the section on I/O port configuration and the DC Electrical
Characteristics for details.
Port 1 also provides special functions as described below.
A0/WRH:
Address bit 0 of the external address bus when the external data bus is
configured for an 8 bit width. When the external data bus is configured for a 16
bit width, this pin becomes the high byte write strobe.
A1:
Address bit 1 of the external address bus.
A2:
Address bit 2 of the external address bus.
A3:
Address bit 3 of the external address bus.
RxD1 (P1.4):
Receiver input for serial port 1.
TxD1 (P1.5):
Transmitter output for serial port 1.
T2 (P1.6):
Timer/counter 2 external count input/clockout.
T2EX (P1.7):
Timer/counter 2 reload/capture/direction control
2
40
O
3
4
5
6
7
8
9
41
42
43
44
1
2
3
O
O
O
I
O
I/O
I
P2.0 – P2.7
24–31
18–25
I/O
Port 2:
Port 2 is an 8-bit I/O port with a user-configurable output type. Port 2 latches have 1s
written to them and are configured in the quasi-bidirectional mode during reset. The operation of
port 2 pins as inputs and outputs depends upon the port configuration selected. Each port pin is
configured independently. Refer to the section on I/O port configuration and the DC Electrical
Characteristics for details.
When the external program/data bus is used in 16-bit mode, Port 2 becomes the multiplexed high
data/instruction byte and address lines 12 through 19. When the external program/data bus is used in
8-bit mode, the number of address lines that appear on port 2 is user programmable.
P3.0 – P3.7
11,
13–19
5,
7–13
I/O
Port 3:
Port 3 is an 8-bit I/O port with a user configurable output type. Port 3 latches have 1s
written to them and are configured in the quasi-bidirectional mode during reset. the operation of
port 3 pins as inputs and outputs depends upon the port configuration selected. Each port pin is
configured independently. Refer to the section on I/O port configuration and the DC Electrical
Characteristics for details.
Port 3 also provides various special functions as described below.
RxD0 (P3.0):
Receiver input for serial port 0.
TxD0 (P3.1):
Transmitter output for serial port 0.
INT0 (P3.2):
External interrupt 0 input.
INT1 (P3.3):
External interrupt 1 input.
T0 (P3.4):
Timer 0 external input, or timer 0 overflow output.
T1/BUSW (P3.5):
Timer 1 external input, or timer 1 overflow output. The value on this pin is
latched as the external reset input is released and defines the default
external data bus width (BUSW). 0 = 8-bit bus and 1 = 16-bit bus.
WRL (P3.6):
External data memory low byte write strobe.
RD (P3.7):
External data memory read strobe.
11
13
14
15
16
17
5
7
8
9
10
11
I
O
I
I
I/O
I/O
18
19
12
13
O
O
RST
10
4
I
Reset:
A low on this pin resets the microcontroller, causing I/O ports and peripherals to take on
their default states, and the processor to begin execution at the address contained in the reset
vector. Refer to the section on Reset for details.
ALE/PROG
33
27
I/O
Address Latch Enable/Program Pulse:
A high output on the ALE pin signals external circuitry to
latch the address portion of the multiplexed address/data bus. A pulse on ALE occurs only when it
is needed in order to process a bus cycle.
相關(guān)PDF資料
PDF描述
P51XAG33KBBD XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
P51XAG33KFA XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
P51XAG33KFBD XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
P5506BVG N-Channel Logic Level Enhancement Mode Field Effect Transistor
P5506HVG Dual N-Channel Enhancement Mode Field Effect Transistor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P51XAG33KBBD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
P51XAG33KFA 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
P51XAG33KFBD 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:XA 16-bit microcontroller family 32K/512 OTP/ROM/ROMless, watchdog, 2 UARTs
P51XAG37GBA 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
P51XAG37GBBD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Microcontroller
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*