
Chapter 10 Freescale’s Scalable Controller Area Network (S12MSCANV3)
MC9S12XDP512 Data Sheet, Rev. 2.17
470
Freescale Semiconductor
or
the CPU clears the SLPRQ bit
NOTE
The CPU cannot clear the SLPRQ bit before sleep mode (SLPRQ = 1 and
SLPAK = 1) is active.
After wake-up, the MSCAN waits for 11 consecutive recessive bits to synchronize to the CAN bus. As a
consequence, if the MSCAN is woken-up by a CAN frame, this frame is not received.
Thereceivemessagebuffers(RxFGandRxBG)containmessagesiftheywerereceivedbeforesleepmode
was entered. All pending actions will be executed upon wake-up; copying of RxBG into RxFG, message
aborts and message transmissions. If the MSCAN remains in bus-off state after sleep mode was exited, it
continues counting the 128 occurrences of 11 consecutive recessive bits.
Figure 10-46. Simplified State Transitions for Entering/Leaving Sleep Mode
10.4.5.5
MSCAN Initialization Mode
Ininitializationmode,anyon-goingtransmissionorreceptionisimmediatelyabortedandsynchronization
to the CAN bus is lost, potentially causing CAN protocol violations. To protect the CAN bus system from
fatal consequences of violations, the MSCAN immediately drives the TXCAN pin into a recessive state.
Wait
for Idle
Idle
Tx/Rx
Message
Active
CAN Activity
CAN Activity &
SLPRQ
Sleep
SLPRQ
StartUp
(CAN Activity & WUPE) |
CAN Activity
(CAN Activity & WUPE) | SLPRQ
CAN Activity
CAN Activity
CAN Activity &
SLPRQ
CAN Activity