- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383723 > ORCAORT8850 Single 2.3V PNP in OP, I temp, -40C to +85C, 8-MSOP, T/R PDF資料下載
參數(shù)資料
| 型號： | ORCAORT8850 |
| 英文描述： | Single 2.3V PNP in OP, I temp, -40C to +85C, 8-MSOP, T/R |
| 中文描述： | 現(xiàn)場可編程系統(tǒng)芯片（促進文化基金）8通道x 850 Mbits /秒背板收發(fā)器 |
| 文件頁數(shù)： | 64/90頁 |
| 文件大?。?/td> | 1915K |
| 代理商： | ORCAORT8850 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁
ORCAORT4622 FPSC
Four-Channel x 622 Mbits/s Backplane Transceiver
Preliminary Data Sheet
March 2000
64
L Lucent Technologies Inc.
Pin Information
(continued)
Table 40. FPSC Function Pin Description
(continued)
* BSCAN pins-TDI, TDO, TCK, and TMS are on FPGA side.
Symbol
I/O
Description
HSI Test Signals
(continued)
tstshftld
I
Enables the test mode control register for shifting in selected tests by a
serial port. Internal pull-down
Enables external test control of 622 MHz clock phase selection. Internal
pull-down
Direction of phase change. Internal pull-down
Moves 622.08 MHz clock selection on phase per positive pulse. Internal
pull-down
Enables 622 Mbits/s loopback mode. Internal pull-down
Controls bypass of 16 PLL-generated phases with 16 low-speed phases.
Internal pull-down
Test mode output port.
ecsel
I
exdnup
etoggle
I
I
loopbken
tstphase
I
I
tstmux[8:0]s
O
CPU Interface Pins
db<7:0>
addr<6:0>
rd_wr_n
cs_n
int_n
MISC System Signals
rst_n
I/O
I
I
I
O
CPU interface data bus. Internal pull-up.
CPU interface address bus. Internal pull-up.
CPU interface read/write. Internal pull-up.
Chip select. Internal pull-up.
Interrupt output. Internal pull-up. Open drain.
I
Reset the Core only. The FPGA logic is not reset by rst_n.
Internal pull-down allows chip to stay in reset state when external driver
loses power.
System clock (77.76 MHz), 50% duty cycle, also the reference clock of PLL.
Internal pull-up.
Temperature sensing diode (anode +).
Temperature sensing diode (cathode –).
sys_clk
I
dxp
dxn
—
—
SCAN and BSCAN Pins*
scan_tstmd
scanen
lvds_en
I
I
I
Scan test mode input. Internal pull-up.
Scan mode enable input. Internal pull-up.
LVDS enable used during BSCAN. During normal operation, lvds_en needs
to be pulled high. lvds_en needs to be pulled low for boundary scan.
Universal BIST Controller Pins
sys_dobist
I
sys_dobist is asserted high to start the BIST, and should be kept high dur-
ing the entire BIST operation. Internal pull-down.
This 32-bit serial out RSB signature consists of the 4-bit FSM state and the
BIST flag flip-flop states from each SBRIC_RS element.
This flag is asserted to one when BIST is complete, and is used for polling
the end of BIST.
sys_rssigo
O
bc
O
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ORD211 | REED SWITCH |
| ORD221 | REED SWITCH |
| ord9216 | Reed Switch(舌簧開關(guān)) |
| ORD9702R5 | Optoelectronic |
| ORD9702 | ; Rise Time:120ns; Fall Time:60ns; Package/Case:38-TSSOP; Number of Drivers:1; Supply Voltage Max:50V; Driver Type:MOSFET; Leaded Process Compatible:Yes; Operating Temp. Max:85 C; Operating Temp. Min:-20 C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ORD 228VL/25-27 AT | 功能描述:磁性/簧片開關(guān) REED SWITCH Single-contact RoHS:否 制造商:MEDER electronic (Standex) 開關(guān)類型:Reed 觸點形式:1 Form A (SPST-NO) 觸點額定值:10 VA 操作范圍:10 At to 50 At 工作間隙: 磁鐵類型: 顏色: 端接類型:Axial 封裝:Bulk |
| ORD Module | 制造商:Emerson Network Power - Embedded Power 功能描述:ORD MODULE - Bulk |
| ORD# 10549117 | 制造商:Amphenol Corporation 功能描述:ORD# 10549117-PER DAN D. - Bulk |
| ORD211 | 制造商:MEDER 制造商全稱:Meder Electronic 功能描述:REED SWITCH |
| ORD211(0810) | 制造商:OKI Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。