- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄363842 > OR4E2-1BM680 FPGA PDF資料下載
參數(shù)資料
| 型號： | OR4E2-1BM680 |
| 英文描述： | FPGA |
| 中文描述： | FPGA的 |
| 文件頁數(shù)： | 1/6頁 |
| 文件大小： | 83K |
| 代理商： | OR4E2-1BM680 |
Product Brief
January 15, 2002
ORCA
Series 4
Field-Programmable Gate Arrays
Introduction
Built on the Series 4 recon
fi
gurable embedded sys-
tem-on-chip (SoC) architecture, Lattice introduces its
new family of generic
fi
eld-programmable gate arrays
(FPGA). The high-performance and highly versatile
architecture brings a new dimension to bringing net-
work system designs to market in less time than ever
before. This new device family offers many new fea-
tures and architectural enhancements not available
in any earlier FPGA generations. Bringing together
highly
fl
exible SRAM-based programmable logic,
powerful system features, a rich hierarchy of routing
and interconnect resources, and meeting multiple
interface standards, the Series 4 FPGA accommo-
dates the most complex and high-performance intel-
lectual property (IP) network designs.
Programmable Features
■
High-performance platform design:
— 0.16 μm 7-level metal technology.
— Internal performance of >250 MHz.
— I/O performance of >420 MHz.
— Meets multiple I/O interface standards.
— 1.5 V operation (30% less power than 1.8 V
operation) translates to greater performance.
■
Traditional I/O selections:
— LVTTL and LVCMOS (3.3 V, 2.5 V, and 1.8 V)
I/Os.
— Per pin-selectable I/O clamping diodes provide
3.3 V PCI compliance.
— Individually programmable drive capability:
24 mA sink/12 mA source, 12 mA sink/6 mA
source, or 6 mA sink/3 mA source.
— Two slew rates supported (fast and slew-lim-
ited).
— Fast-capture input latch and input
fl
ip-
fl
op
(FF)/latch for reduced input setup time and zero
hold time.
— Fast open-drain drive capability.
— Capability to register 3-state enable signal.
— Off-chip clock drive capability.
— Two-input function generator in output path.
■
New programmable high-speed I/O:
— Single-ended: GTL, GTL+, PECL, SSTL3/2
(class I and II), HSTL (Class I, III, and IV), ZBT,
and DDR.
— Double-ended: LDVS, bused-LVDS, and
LVPECL. Programmable (on/off) internal parallel
termination (100
) also supported for these
I/Os.
Table 1.
ORCA
Series 4—Available FPGA Logic
* The usable gate counts range from a logic-only gate count to a gate count assuming 20% of the PFUs/SLICs being used as RAMs. The
logic-only gate count includes each PFU/SLIC (counted as 108 gates/PFU), including 12 gates per LUT/FF pair (eight per PFU) and
12 gates per SLIC/FF pair (one per PFU). Each of the four PIO groups are counted as 16 gates (three FFs, fast-capture latch, output
logic, CLK, and I/O buffers). PFUs used as RAM are counted at four gates per bit, with each PFU capable of implementing a 32 x 4 RAM
(or 512 gates) per PFU. Embedded block RAM (EBR) is counted as four gates per bit, plus each block has an additional 25 K gates.
7 K gates are used for each PLL and 50K gates for the embedded system bus and microprocessor interface logic. Both the EBR and
PLLs are conservatively utilized in the gate count calculations.
Note: Devices are not pinout compatible with
ORCA
Series 2/3.
Device
Rows
Columns
PFUs
User I/O
LUTs
EBR
Blocks
8
12
16
EBR Bits
(K)
74
111
147
Usable*
Gates (K)
260—515
380—800
515—1095
OR4E2
OR4E4
OR4E6
26
36
46
24
36
44
624
1296
2024
400
576
720
4,992
10,368
16,192
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| OR4E2-2BA256 | FPGA |
| OR4E2-2BA352 | FPGA |
| OR4E2-2BA416 | FPGA |
| OR4E2-2BC432 | FPGA |
| OR4E2-2BM680 | FPGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| OR4E2-2BA256 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA |
| OR4E2-2BA352 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA |
| OR4E2-2BA416 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA |
| OR4E2-2BC432 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA |
| OR4E2-2BM680 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。