參數(shù)資料
型號： OR4E061BA352-DB
廠商： LATTICE SEMICONDUCTOR CORP
元件分類： FPGA
英文描述： FPGA, 2024 CLBS, 515000 GATES, PBGA352
封裝： PLASTIC, BGA-352
文件頁數(shù)： 1/151頁
文件大?。?/td> 2680K
代理商： OR4E061BA352-DB
Data Sheet
September, 2002
ORCA Series 4 FPGAs
Introduction
Built on the Series 4 recongurable embedded sys-
tem-on-chip (SoC) architecture, Lattice introduces its
new family of generic eld-programmable gate arrays
(FPGA). The high-performance and highly versatile
architecture brings a new dimension to bringing net-
work system designs to market in less time than ever
before. This new device family offers many new fea-
tures and architectural enhancements not available
in any earlier FPGA generations. Bringing together
highly exible SRAM-based programmable logic,
powerful system features, a rich hierarchy of routing
and interconnect resources, and meeting multiple
interface standards, the Series 4 FPGA accommo-
dates the most complex and high-performance intel-
lectual property (IP) network designs.
Programmable Features
■
High-performance platform design:
— 0.16 m 7-level metal technology.
— Internal performance of >250 MHz.
— I/O performance of >420 MHz.
— Meets multiple I/O interface standards.
— 1.5 V operation (30% less power than 1.8 V
operation) translates to greater performance.
■
Traditional I/O selections:
— LVTTL and LVCMOS (3.3 V, 2.5 V, and 1.8 V)
I/Os.
— Per pin-selectable I/O clamping diodes provide
3.3 V PCI compliance.
— Individually programmable drive capability:
24 mA sink/12 mA source, 12 mA sink/6 mA
source, or 6 mA sink/3 mA source.
— Two slew rates supported (fast and slew-lim-
ited).
— Fast-capture input latch and input ip-op
(FF)/latch for reduced input setup time and zero
hold time.
— Fast open-drain drive capability.
— Capability to register 3-state enable signal.
— Off-chip clock drive capability.
— Two-input function generator in output path.
■
New programmable high-speed I/O:
— Single-ended: GTL, GTL+, PECL, SSTL3/2
(class I and II), HSTL (Class I, III, and IV), ZBT,
and DDR.
— Double-ended: LDVS, bused-LVDS, and
LVPECL. Programmable (on/off) internal parallel
termination (100 ) also supported for these
I/Os.
Table 1. ORCA Series 4—Available FPGA Logic
* The usable gate counts range from a logic-only gate count to a gate count assuming 20% of the PFUs/SLICs being used as RAMs. The
logic-only gate count includes each PFU/SLIC (counted as 108 gates/PFU), including 12 gates per LUT/FF pair (eight per PFU), and
12 gates per SLIC/FF pair (one per PFU). Each of the four PIO groups are counted as 16 gates (three FFs, fast-capture latch, output logic,
CLK, and I/O buffers). PFUs used as RAM are counted at four gates per bit, with each PFU capable of implementing a 32 x 4 RAM (or 512
gates) per PFU. Embedded block RAM (EBR) is counted as four gates per bit plus each block has an additional 25 K gates.
7 K gates are used for each PLL and 50K gates for the embedded system bus and microprocessor interface logic. Both the EBR and PLLs
are conservatively utilized in the gate count calculations.
Note: Devices are not pinout compatible with ORCA Series 2/3.
Device
Rows
Columns
PFUs
User I/O
LUTs
EBR
Blocks
EBR Bits
(K)
Usable*
Gates (K)
OR4E02
26
24
624
405
4,992
8
74
260—515
OR4E04
36
1296
466
10,368
12
111
380—800
OR4E06
46
44
2024
466
16,192
16
147
515—1095
相關(guān)PDF資料
PDF描述
OR4E061BM680-DB FPGA, 2024 CLBS, 515000 GATES, PBGA680
OR4E062BA352-DB FPGA, 2024 CLBS, 515000 GATES, PBGA352
OR4E062BM680-DB FPGA, 2024 CLBS, 515000 GATES, PBGA680
OR4E063BA352-DB FPGA, 2024 CLBS, 515000 GATES, PBGA352
OR4E063BM680-DB FPGA, 2024 CLBS, 515000 GATES, PBGA680
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
OR4E06-1BA352I 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR4E06-1BM680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR4E06-1BM680I 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR4E06-2BA352C 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
OR4E06-2BM680C 功能描述:FPGA - 現(xiàn)場可編程門陣列 16192 LUT 466 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*