- 您現在的位置：買賣IC網 > PDF目錄224630 > OR2C08A-7PS240 (Electronic Theatre Controls, Inc.) Ceramic Chip Capacitors / MIL-PRF-55681; Capacitance [nom]: 0.39uF; Working Voltage (Vdc)[max]: 50V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: X7R (BX); Lead Style: Surface Mount Chip; Lead Dimensions: 2225; Termination: Solder Coated SnPb; Body Dimensions: 0.225" x 0.250" x 0.080"; Container: Bag; Features: MIL-PRF-55681: M Failure Rate PDF資料下載
參數資料
| 型號： | OR2C08A-7PS240 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Ceramic Chip Capacitors / MIL-PRF-55681; Capacitance [nom]: 0.39uF; Working Voltage (Vdc)[max]: 50V; Capacitance Tolerance: +/-10%; Dielectric: Multilayer Ceramic; Temperature Coefficient: X7R (BX); Lead Style: Surface Mount Chip; Lead Dimensions: 2225; Termination: Solder Coated SnPb; Body Dimensions: 0.225" x 0.250" x 0.080"; Container: Bag; Features: MIL-PRF-55681: M Failure Rate |
| 中文描述： | 現場可編程門陣列 |
| 文件頁數： | 53/192頁 |
| 文件大小： | 3148K |
| 代理商： | OR2C08A-7PS240 |
Data Sheet
ORCA Series 2 FPGAs
June 1999
146
Lucent Technologies Inc.
1. Readback of the configuration bit stream when simultaneously writing to a PFU in either SSPM fast mode or SDPM fast mode is not allowed.
2. Because the setup time of data into the latches/FFs is less than 0 ns, data written into the RAM can be loaded into a latch/FF in the same
PFU on the next opposite clock edge (one-half clock period).
Note: Speed grades of -5, -6, and -7 are for OR2TxxA devices only.
5-4621(F).a
Figure 60. Synchronous Memory Write Characteristics
Write Operation Setup Time:
Address to Clock (A[3:0]/B[3:0] to CK)
Data to Clock (WD[3:0] to CK)
Write Enable (WREN) to Clock
(A4 to CK)
Write-port Enable (WPE) to Clock
(C0 to CK)
MEMS_ASET
MEMS_DSET
MEMS_WRSET
MEMS_PWRSET
0.0
—
0.0
—
ns
Write Operation Hold Time:
Address to Clock (A[3:0]/B[3:0] to CK)
Data to Clock (WD[3:0] to CK)
Write Enable (WREN) to Clock
(A4 to CK)
Write-port Enable (WPE) to Clock
(C0 to CK)
MEMS_AHLD
MEMS_DHLD
MEMS_WRHLD
MEMS_PWRHLD
1.0
0.7
—
0.8
0.6
—
ns
Table 39.B OR2TxxB Synchronous Memory Write Characteristics (SSPM and SDPM Modes) (continued)
OR2TxxB Commercial: VDD = 3.0 V to 3.6 V, 0 °C
≤ TA ≤ 70 °C; OR2TxxB Industrial: VDD = 3.0 V to 3.6 V, –40 °C ≤ TA ≤ +85°C.
Parameter
Symbol
Speed
Unit
-7
-8
Min
Max
Min
Max
CK
F[3:0]
A[3:0], B[3:0]
WD[3:0]
MEMS_ASET
A4 (WREN)
MEMS_AHLD
MEMS_DSET
MEMS_DHLD
MEMS_WRSET
MEMS_WRHLD
MEMS_PWRSET
MEMS_PWRHLD
C0 (WPE)
TFSCH/TSCH
TFSCL/TSCL
FMEMS_DEL/MEMS_DEL
Timing Characteristics (continued)
相關PDF資料 |
PDF描述 |
|---|---|
| OR2C08A-7PS240I | Field-Programmable Gate Arrays |
| OR2C08A-7PS256 | Field-Programmable Gate Arrays |
| OR2C08A-7PS256I | Field-Programmable Gate Arrays |
| OR2C08A-7PS84 | Field-Programmable Gate Arrays |
| OR2C08A-7PS84I | Field-Programmable Gate Arrays |
相關代理商/技術參數 |
參數描述 |
|---|---|
| OR2C10A3BA256I-DB | 功能描述:FPGA - 現場可編程門陣列 1024 LUT 256 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR2C10A3BA352I-DB | 功能描述:FPGA - 現場可編程門陣列 Use ECP/EC or XP RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR2C10A3J160I-DB | 功能描述:FPGA - 現場可編程門陣列 1024 LUT 256 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR2C10A3S208I-DB | 功能描述:FPGA - 現場可編程門陣列 1024 LUT 256 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
| OR2C10A4BA256-DB | 功能描述:FPGA - 現場可編程門陣列 1024 LUT 256 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數量: 邏輯塊數量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256 |
發(fā)布緊急采購，3分鐘左右您將得到回復。