參數(shù)資料
型號(hào): NL17SZ125XV5T2G
廠(chǎng)商: ON SEMICONDUCTOR
元件分類(lèi): 通用總線(xiàn)功能
英文描述: Non-Inverting 3-State Buffer
中文描述: LVC/LCX/Z SERIES, 1-BIT DRIVER, TRUE OUTPUT, PDSO5
封裝: LEAD FREE, SOT-353, 5 PIN
文件頁(yè)數(shù): 5/8頁(yè)
文件大?。?/td> 146K
代理商: NL17SZ125XV5T2G
NL17SZ125
http://onsemi.com
5
C
L
*
Figure 4. Switching Waveform
INPUT
R
L
*Includes all probe and jig capacitance.
A 1 MHz square input wave is recommended for
propagation delay tests.
Figure 5. T
PLH
or T
PHL
t
f
= 3 ns
V
CC
GND
V
OH
V
OL
90%
V
mi
10%
t
PLH
t
PHL
OUTPUT Y
INPUT
A and B
t
f
= 3 ns
90%
V
mi
10%
OUTPUT
OE = GND
Figure 6. T
PZL
or T
PL
A 1 MHz square input wave is recommended for
propagation delay tests.
Figure 7. T
PZH
or T
PHZ
A 1 MHz square input wave is recommended for
propagation delay tests.
C
L
= 50 pF
R
L
= 500
OUTPUT
INPUT
R
1
= 500
2
V
CC
C
L
= 50 pF
R
L
= 250
OUTPUT
V
CC
INPUT
V
mo
V
mo
2.7 V
0 V
0 V
OE
On
t
PZH
3.0 V
t
PHZ
t
PZL
t
PLZ
On
V
mo
V
mo
V
mi
V
CC
V
OH
0.3 V
V
OL
+ 0.3 V
GND
V
mi
Figure 8. AC Output Enable and Disable Waveform
Table 1. Output Enable and Disable Times
t
R
= t
F
= 2.5 ns, 10% to 90%; f = 1 MHz; t
W
= 500 ns
Symbol
V
CC
3.3 V
0.3 V
2.7 V
2.5 V
0.2 V
V
mi
1.5 V
1.5 V
V
CC/
2
V
mo
1.5 V
1.5 V
V
CC/
2
相關(guān)PDF資料
PDF描述
NL17SZ126 Non-inverting 3-State Buffer
NL17SZ74 Single D Flip Flop
NL17SZ74US Single D Flip Flop
NL17SZ86DFT2G Single 2-Input Exclusive-OR Gate
NL17SZU04DFT2 Single Unbuffered Inverter(單路無(wú)緩沖反向器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NL17SZ126 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:Non-inverting 3-State Buffer
NL17SZ126/D 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Non-inverting 3-State Buffer
NL17SZ126_06 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:Non−Inverting 3−State Buffer
NL17SZ126_12 制造商:ONSEMI 制造商全稱(chēng):ON Semiconductor 功能描述:Non-Inverting 3-State Buffer
NL17SZ126DF 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:LOGIC GATE|BUFFER|CMOS|TSSOP|6PIN|PLASTIC