- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄189008 > NE56631-31D (NXP SEMICONDUCTORS) Active-LOW system reset PDF資料下載
參數(shù)資料
| 型號： | NE56631-31D |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 電源管理 |
| 英文描述： | Active-LOW system reset |
| 中文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5 |
| 封裝： | 1.60 MM, PLASTIC, MO-178, SOP-5 |
| 文件頁數(shù)： | 10/12頁 |
| 文件大?。?/td> | 114K |
| 代理商： | NE56631-31D |
Philips Semiconductors
Product data
NE56631-XX
Active-LOW system reset
2003 Oct 14
7
TIMING DIAGRAM
The Timing Diagram in Figure 10 depicts the operation of the device.
Letters A–J on the Time axis indicates specific events.
A:
At “A”, VCC begins to increase. Also the VOUT voltage initially
increases but abruptly decreases when VCC reaches the level
(approximately 0.65 V) that activates the internal bias circuitry and
RESET is asserted.
B:
At “B”, VCC reaches the threshold level of VSH. At this point the
device releases the hold on the VOUT reset. The Reset output VOUT
tracks VCC as it rises above VSH (assuming the reset pull-up resistor
RPU is connected to VCC). In a microprocessor-based system these
events release the reset from the microprocessor, allowing the
microprocessor to function normally.
C-D:
At “C”, VCC begins to fall, causing VOUT to follow. VCC
continues to fall until the VSL undervoltage detection threshold is
reached at “D”. This causes a reset signal to be generated (VOUT
RESET goes LOW).
D-E:
Between “D” and “E”, VCC starts rising.
E:
At “E”, VCC rises to the VSH level. Once again, the device
releases the hold on the VOUT reset. The Reset output tracks VCC
as it rises above VSH.
F-G:
At “F”, VCC is above the upper threshold and begins to fall,
causing VOUT to follow it. As long as VCC remains above the VSH,
no reset signal will be triggered. Before VCC falls to the VSH, it
begins to rise, causing VOUT to follow it. At “G”, VCC returns to
normal.
H:
At event “H”, VCC falls until the VSL undervoltage detection
threshold is reached. At this level, a RESET signal is generated and
VOUT goes LOW.
J:
At “J”, the VCC voltage has decreased until normal internal
circuit bias is unable to maintain a VOUT reset. As a result, VCC may
rise to less than 0.65 V. As VCC decreases further, the VOUT reset
also decreases to zero.
SL01740
VCC
VOUT
TIME
VSH
VSL
0
AB
C
G
H
J
DE
F
VS
Figure 10. Timing diagram.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NE57600GD-G | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO6 |
| NES5NAD1-14.3181-20(T) | QUARTZ CRYSTAL RESONATOR, 14.3181 MHz |
| NKS5NEK1-14.7456-10(T) | QUARTZ CRYSTAL RESONATOR, 14.7456 MHz |
| NKS5NEK1-19.4400-10(T) | QUARTZ CRYSTAL RESONATOR, 19.44 MHz |
| NKS5NAK1-48.0000-10 | QUARTZ CRYSTAL RESONATOR, 48 MHz |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NE56631-32 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Active-LOW system reset |
| NE56631-32D | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Active-LOW system reset |
| NE56631-42 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Active-LOW system reset |
| NE56631-42D | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Active-LOW system reset |
| NE56631-43 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Active-LOW system reset |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。