- 您現(xiàn)在的位置：買賣IC網 > PDF目錄299551 > NCV4279A50D1R2G (ON SEMICONDUCTOR) 5 V / 150 mA LDO w/ Reset, Delay, Adjustable Reset and Early Warning PDF資料下載
參數(shù)資料
| 型號： | NCV4279A50D1R2G |
| 廠商： | ON SEMICONDUCTOR |
| 元件分類： | 固定正電壓單路輸出LDO穩(wěn)壓器 |
| 英文描述： | 5 V / 150 mA LDO w/ Reset, Delay, Adjustable Reset and Early Warning |
| 中文描述： | 5 V FIXED POSITIVE LDO REGULATOR, 0.5 V DROPOUT, PDSO8 |
| 封裝： | LEAD FREE, SOP-8 |
| 文件頁數(shù)： | 3/15頁 |
| 文件大?。?/td> | 148K |
| 代理商： | NCV4279A50D1R2G |
NCV4279A
http://onsemi.com
11
APPLICATION DESCRIPTION
OUTPUT REGULATOR
The output is controlled by a precision trimmed reference.
The PNP output has drive quiescent current control for
regulation while the input voltage is low, preventing over
saturation. Current limit and voltage monitors complement
the regulator design to give safe operating signals to the
processor and control circuits.
RESET OUTPUT (RO)
A reset signal, Reset Output, RO, (low voltage) is
generated as the IC powers up. After the output voltage VQ
increases above the reset threshold voltage VRT, the delay
timer D is started. When the voltage on the delay timer VD
passes VUD, the reset signal RO goes high. A discharge of
the delay timer VD is started when VQ drops and stays below
the reset threshold voltage VRT. When the voltage of the
delay timer VD drops below the lower threshold voltage VLD
the reset output voltage VRO is brought low to reset the
processor.
The reset output RO is an open collector NPN transistor,
controlled by a low voltage detection circuit. The circuit is
functionally independent of the rest of the IC, thereby
guaranteeing that RO is valid for VQ as low as 1.0 V.
RESET ADJUST (RADJ)
The reset threshold VRT can be decreased from a typical
value of 4.65 V to as low as 3.5 V by using an external
voltage divider connected from the Q lead to the pin RADJ,
as shown in Figure 20. The resistor divider keeps the voltage
above the VRADJ,TH (typical 1.35 V) for the desired input
voltages, and overrides the internal threshold detector.
Adjust the voltage divider according to the following
relationship:
VRT + VRADJ, TH @ (RADJ1 ) RADJ2) RADJ2
(eq. 1)
If the reset adjust option is not needed, the RADJ pin
should be connected to GND causing the reset threshold to
go to its default value (typically 4.65 V).
RESET DELAY (D)
The reset delay circuit provides a delay (programmable by
capacitor CD) on the reset output lead RO. The delay lead D
provides charge current ID,C (typically 6.5 mA) to the
external delay capacitor CD during the following times:
1. During Powerup (once the regulation threshold has
been exceeded).
2. After a reset event has occurred and the device is
back in regulation. The delay capacitor is set to
discharge when the regulation (VRT, reset
threshold voltage) has been violated. When the
delay capacitor discharges to VLD, the reset signal
RO pulls low.
SETTING THE DELAY TIME
The delay time is set by the delay capacitor CD and the
charge current ID. The time is measured by the delay
capacitor voltage charging from the low level of VDSAT to
the higher level VUD. The time delay follows the equation:
td + [CD (VUD * VD, SAT)] ID
(eq. 2)
Example:
Using CD = 100 nF.
Use the typical value for VD,SAT = 0.1 V.
Use the typical value for VUD = 1.8 V.
Use the typical value for Delay Charge Current ID = 6.5 mA.
td + [100 nF(1.8 * 0.1 V)] 6.5 mA + 26.2 ms (eq. 3)
Q
GND
I
RADJ
NCV4279A
CQ**
10 mF
(2.2 mF)
RO
0.1 mF
Microprocessor
D
CD
VBAT
VDD
SO
Figure 20. Application Diagram
SI
I/O
RADJ2
RADJ1
RSI1
RSI2
CI*
*CI required if regulator is located far from the power supply filter.
** CQ minimum cap required for stability is 2.2 mF while higher over/undershoots may be ex-
pected. Cap must operate at required temperature range.
RSO
RRO
相關PDF資料 |
PDF描述 |
|---|---|
| NCV4279CD1R2 | 5 V FIXED POSITIVE LDO REGULATOR, 0.6 V DROPOUT, PDSO8 |
| NCV4279CD1 | 5 V FIXED POSITIVE LDO REGULATOR, 0.6 V DROPOUT, PDSO8 |
| NCV4279CD2R2 | 5 V FIXED POSITIVE LDO REGULATOR, 0.6 V DROPOUT, PDSO14 |
| NCV4279CD2 | 5 V FIXED POSITIVE LDO REGULATOR, 0.6 V DROPOUT, PDSO14 |
| NCV4949PDG | 100 mA, 5.0V, LDO w/ Reset, Delay, and Early Warning |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| NCV4279A50D2G | 功能描述:低壓差穩(wěn)壓器 - LDO 5.0V 150MA LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| NCV4279A50D2R2G | 功能描述:低壓差穩(wěn)壓器 - LDO 5.0V 150MA LDO RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-20 |
| NCV4279B | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:5.0 V Micropower 150 mA LDO Linear Regulator with DELAY, Adjustable RESET, and Monitor FLAG |
| NCV4279BD1 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:5.0 V Micropower 150 mA LDO Linear Regulator with DELAY, Adjustable RESET, and Monitor FLAG |
| NCV4279BD1R2 | 功能描述:IC REG LDO 5V .15A 8SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 線性 系列:- 標準包裝:3,000 系列:- 穩(wěn)壓器拓撲結構:正，固定式和可調式 輸出電壓:3.3V，1.25 V ~ 5.7 V 輸入電壓:4.5 V ~ 7 V 電壓 - 壓降（標準）:1.1V @ 1A 穩(wěn)壓器數(shù)量:2 電流 - 輸出:1A 電流 - 限制（最小）:1A 工作溫度:0°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:TO-252-5，DPak（4 引線 + 接片），TO-252AD 供應商設備封裝:PPAK 包裝:管件 其它名稱:497-3576-5 |
發(fā)布緊急采購，3分鐘左右您將得到回復。