- 您現(xiàn)在的位置：買賣IC網 > PDF目錄361102 > NCP5214MNR2 (ON SEMICONDUCTOR) 2-in-1 Notebook DDR Power Controller PDF資料下載
參數(shù)資料
| 型號： | NCP5214MNR2 |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | 2-in-1 Notebook DDR Power Controller |
| 中文描述： | 2合1筆記本DDR電源控制器 |
| 文件頁數(shù)： | 9/14頁 |
| 文件大?。?/td> | 89K |
| 代理商： | NCP5214MNR2 |
NCP5214
http://onsemi.com
9
DETAILED OPERATING DESCRIPTION
General
The NCP5214
2in1 Notebook DDR Power Controller
combines the efficiency of a PWM controller for the
VDDQ supply, with the simplicity of using a linear
regulator for the VTT termination voltage power supply.
The VDDQ output can be adjusted through the external
potential divider, while the VTT is internally set to track
half VDDQ.
The inclusion of VDDQ power good voltage monitor,
softstart, VDDQ
overcurrent
overvoltage
and
undervoltage
undervoltage monitor, and thermal shutdown makes this
device a total power solution for high current DDR memory
system. The IC is packaged in DFN22.
protection,
protections, supply
VDDQ
Control Logic
The internal control logic is powered by VCCA. The IC
is enabled whenever VDDQEN is high (exceed 1.4 V). An
internal bandgap voltage, VREF, is then generated. Once
VREF reaches its regulation voltage, an internal signal
VREFGD will be asserted. This transition wakes up the
supply undervoltage monitor blocks, which will assert
VCCAGD if VCCA voltage is within certain preset levels.
The control logic accepts external signals at VCCA,
OCDDQ, VDDQEN, VTTEN, and FPWM pins to control
the operating state of the VDDQ and VTT regulators in
accordance with Table 1. A timing diagram is shown in
Figure 3.
VDDQ Switching Regulator in Normal Mode (S0)
The VDDQ regulator is a switching synchronous
rectification buck controller directly driving two external
NChannel power FETs. An external resistor divider sets
the nominal output voltage. The control architecture is
voltage mode fixed frequency PWM with external
compensation and with switching frequency fixed at
400 kHz
15%. As can be observed from Figure 1, the
VDDQ output voltage is divided down and fed back to the
inverting input of an internal error amplifier through
FBDDQ pin to close the loop at VDDQ = VFBDDQ
×
(1 + R2/R1). This amplifier compares the feedback voltage
with an internal VREF (= 0.800 V) to generate an error
signal for the PWM comparator. This error signal is further
compared with a fixed frequency RAMP waveform
derived from the internal oscillator to generate a
pulsewidthmodulated signal. This PWM signal drives
the external NChannel Power FETs via the TGDDQ and
BGDDQ pins. External inductor L and capacitor COUT1
filter the output waveform. The VDDQ output voltage
ramps up at a predefined softstart rate when the IC enters
state S0 from S5. When in normal mode, and regulation of
VDDQ is detected, signal INREGDDQ will go HIGH to
notify the control logic block.
Input voltage feedforward is implemented to the RAMP
signal generation to reject the effect of wide input voltage
variation. With input voltage feedforward, the amplitude of
the RAMP is proportional to the input voltage.
For enhanced efficiency, an active synchronous switch is
used to eliminate the conduction loss contributed by the
forward voltage of a diode or Schottky diode rectifier.
Adaptive
nonoverlap
timing
complementary gate drive output signals is provided to
reduce large shootthrough current that degrades
efficiency.
control
of
the
Tolerance of VDDQ
The tolerance of VFBDDQ and the ratio of external
resistor divider R1/R2 both impact the precision of VDDQ.
With the control loop in regulation, VDDQ = VFBDDQ
×
(1 + R1/R2). With a worst case (for all valid operating
conditions) VFBDDQ tolerance of
range of
2.5% for VDDQ = 1.8 V will be assured if the
ratio R1/R2 is specified as 1.2500
1.5%, a worst case
1%.
Table 1. State, Operation, Input and Output Condition Table
Input Conditions
Operating Conditions
Output Conditions
Mode
VCCA
VOCDDQ
VDDQEN
VTTEN
FPWM
VDDQ
VTTREF
VTT
TGDDQ
BGDDQ
PGOOD
S5
Low
X
X
X
X
HZ
HZ
HZ
Low
Low
Low
S5
X
Low
X
X
X
HZ
HZ
HZ
Low
Low
Low
S0
High
High
High
High
X
Normal
Normal
Normal
Normal
Normal
HZ
S3
High
High
High
Low
High
Standby
Normal
HZ
Standby
(Power
saving)
Standby
(Power
saving)
HZ
S3
High
High
High
Low
Low
Normal
Normal
HZ
Normal
Normal
HZ
S5
X
X
Low
X
X
HZ
HZ
HZ
Low
Low
Low
相關PDF資料 |
PDF描述 |
|---|---|
| NCP5218 | 2−in−1 Notebook DDR Power Controller |
| NCP5218MNR2G | 2−in−1 Notebook DDR Power Controller |
| NCP5220 | 3−in−1 PWM Dual Buck and Linear Power Controller |
| NCP5220MNR2 | 3−in−1 PWM Dual Buck and Linear Power Controller |
| NCP5220MNR2G | 3−in−1 PWM Dual Buck and Linear Power Controller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| NCP5214MNR2G | 功能描述:DC/DC 開關控制器 2-IN-1 NOTBOOK DDR CNTLR RoHS:否 制造商:Texas Instruments 輸入電壓:6 V to 100 V 開關頻率: 輸出電壓:1.215 V to 80 V 輸出電流:3.5 A 輸出端數(shù)量:1 最大工作溫度:+ 125 C 安裝風格: 封裝 / 箱體:CPAK |
| NCP5215 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Dual Synchronous Buck Controller for Notebook Power System |
| NCP5215MNR2G | 功能描述:直流/直流開關轉換器 BUCK CONTROLLER RoHS:否 制造商:STMicroelectronics 最大輸入電壓:4.5 V 開關頻率:1.5 MHz 輸出電壓:4.6 V 輸出電流:250 mA 輸出端數(shù)量:2 最大工作溫度:+ 85 C 安裝風格:SMD/SMT |
| NCP5217A | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:Single Synchronous Step-Down Controller |
| NCP5217AGEVB | 功能描述:BOARD EVAL NCP5217A RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
發(fā)布緊急采購，3分鐘左右您將得到回復。