- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2103 > NC7WZ02L8X (Fairchild Semiconductor)IC GATE NOR UHS DUAL 2IN 8MCRPAK PDF資料下載
參數(shù)資料
| 型號(hào)： | NC7WZ02L8X |
| 廠商： | Fairchild Semiconductor |
| 文件頁(yè)數(shù)： | 3/6頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC GATE NOR UHS DUAL 2IN 8MCRPAK |
| 產(chǎn)品變化通告： | Die Material, Mold Compound Change 03/Oct/2008 |
| 標(biāo)準(zhǔn)包裝： | 5,000 |
| 系列： | 7WZ |
| 邏輯類型： | 或非門 |
| 電路數(shù)： | 2 |
| 輸入數(shù)： | 2 |
| 電源電壓： | 1.65 V ~ 5.5 V |
| 電流 - 靜態(tài)（最大值）： | 1µA |
| 輸出電流高，低： | 32mA，32mA |
| 額定電壓和最大 CL 時(shí)的最大傳播延遲： | 3.7ns @ 5V，50pF |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 供應(yīng)商設(shè)備封裝： | 8-MicroPak? |
| 封裝/外殼： | 8-XFQFN |
| 包裝： | 帶卷 (TR) |
3
PS8538D
10/27/09
12345678901234567890123456789012123456789012345678901234567890121234567890123456789012345678901212345678901234567890123456789012123456789012
PI90LV14/PI90LVT14
1:5 Clock Distribution
Notes:
1. Within-Device skew is defined for identical transitions on similar paths through a device.
2. Setup, Hold, and Disable times are all relative to a falling edge on CLK or SCLK.
3. Minimum input swing for which AC parameters are guaranteed. Full DC LVDS output swings will be generated with only 50mV
input swings.
4. The range in which the high level of the input swing must fall while meeting the VPP spec.
5. tSKIR is the difference in receiver propagation delay (tPLH-tPHL) of one device, and is the duty cycle distortion of the output at
any given temperature and VCC. The propagation delay specification is a device-to-device worst case over process, voltage, and
temperature.
6. tSK2R is the difference in receiver propagation delay between channels in the same device of any outputs switching in the same
direction. This parameter is guaranteed by design and characterization.
7. Generator input conditions: trtf < 1ns, 50% duty cycle, differential (1.10V to 1.35V peak-peak).
Output Criteria: 60%/40% duty cycle, VOL(max) 0-4V, VOH(min) 2.7V, Load - 7pF (stray plus probes).
8. CL includes probe and fixture capacitance.
9. Generator waveform for all tests unless otherwise specified: f = 25 MHz, ZO = 50 ohms, tr = 1ns, tf = 1ns (35%-65%). To ensure fastest
propagation delay & minimum skew, clock input edge rates should not be slower than 1ns/V; control signals not slower than 3ns/V.
Switching Characteristics over Recommended Operating Conditions (unless otherwise noted)(8,9).
c
i
t
s
i
r
e
t
c
a
r
a
h
Cl
o
b
m
y
S.
n
i
M.
p
y
T.
x
a
Ms
t
i
n
Un
o
i
t
i
d
n
o
C
t
u
p
t
u
O
o
t
y
a
l
e
D
n
o
i
t
a
g
a
p
o
r
P
±
T
U
O
K
L
C
o
t
K
L
C
±
T
U
O
K
L
C
o
t
K
L
C
S
±
T
U
O
K
L
C
o
t
L
E
S
t H
L
P
t L
H
P
0
.
3
5
.
2
6
.
2
0
.
4
5
.
3
6
.
3
s
n
e
m
i
T
e
l
b
a
s
i
D
±
T
U
O
K
L
C
o
t
K
L
C
S
r
o
K
L
Ct Z
H
P
t Z
L
P
t H
Z
P
t L
Z
P
7
.
2
7
.
2
7
.
4
7
.
3
5
.
3
5
.
3
0
.
6
0
.
6
s
n
2
w
e
k
S
t
r
a
P
-
o
t
-
t
r
a
P
Q
o
t
)
f
fi
D
(
K
L
C
Q
o
t
K
L
C
S
,
)
E
S
(
K
L
C
w
e
k
S
e
c
i
v
e
D
h
ti
W
t w
e
k
s
t w
e
k
s
t w
e
k
s
D
B
T
D
B
T
D
B
T
s
p
1
r
e
t
i
J
e
l
c
y
C
-
o
t
-
e
l
c
y
C
t
)
c
(
ti
j
0
5
–0
5
+6
e
r
u
g
i
F
r
e
t
i
J
d
o
i
r
e
P
t
)
r
e
p
(
ti
j
2
–2
2
+7
e
r
u
g
i
F
e
m
i
T
p
u
t
e
S
x
N
EK
L
C
o
t
K
L
C
o
t
N
E
C
ts
0
1
0
1
0
1
–
0
1
–
2
e
m
i
T
d
l
o
H
o
t
N
E
C
,
x
N
EK
L
C
S
x
K
L
C
o
t
N
E
C
,
x
N
E
th
0
5
0
5
0
2
7
0
2
7
2
)
K
L
C
(
g
n
i
w
S
t
u
p
n
I
m
u
m
i
n
i
M
V P
P
0
2
.
00
0
8
.
0
V
3
)
K
L
C
(
e
g
n
a
R
e
d
o
M
.
m
o
C
V
R
M
C
5
2
1
.
05
.
1V C
C
0
2
.
0
-
4
(
s
e
m
i
T
l
a
F
/
e
s
i
R
)
%
0
8
–
0
2
S±
T
U
O
K
L
C
o
t
K
L
C
±
T
U
O
K
L
C
o
t
K
L
C
S
tr
tf
0
5
1
0
5
1
0
2
1
0
2
1
s
p
w
e
k
S
e
s
l
u
P
n
o
i
t
r
o
t
s
i
D
e
l
c
y
C
y
t
u
D
t
(
H
L
P
t
-
L
H
P
)t
R
1
K
S
0
20
0
35
e
g
d
e
m
a
s
,
w
e
k
S
l
e
n
a
h
C
-
o
t
-
l
e
n
a
h
C
t
R
2
K
S
0
70
9
16
y
c
n
e
u
q
e
r
F
g
n
i
t
a
r
e
p
O
m
u
m
i
x
a
M
0
5
2z
H
M7
08-0295
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NC7WZ08L8X | IC GATE AND UHS DUAL 2IN 8MCRPAK |
| NC7WZ125L8X | IC BUFF TRI-ST DL UHS 8MICROPAK |
| NC7WZ126L8X | IC BUFF TRI-ST DL UHS 8MICROPAK |
| NC7WZ132L8X | IC GATE NAND UHS DUAL 2IN 8MPAK |
| NC7WZ240L8X | IC INVERTER DL 4-INPUT 8MICROPAK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NC7WZ02L8X(PRELIMINARY) | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:TinyLogic UHS Dual 2-Input NOR Gate |
| NC7WZ02L8X_F113 | 功能描述:邏輯門 UHS 2-Input NOR Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| NC7WZ04 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:TinyLogic UHS Dual Inverter |
| NC7WZ04_09 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:TinyLogic?? UHS Dual Inverter |
| NC7WZ04FHX | 功能描述:變換器 TinyLogic UHS Dual Inverter RoHS:否 制造商:NXP Semiconductors 電路數(shù)量:6 邏輯系列:74ABT 邏輯類型:BiCMOS 高電平輸出電流:- 15 mA 低電平輸出電流:20 mA 傳播延遲時(shí)間:2.2 ns 電源電壓-最大:5.5 V 電源電壓-最小:4.5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 工作溫度范圍: 封裝 / 箱體:DIP-14 封裝:Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。