參數(shù)資料
型號(hào): NB6L295MMNTXG
廠商: ON Semiconductor
文件頁(yè)數(shù): 11/13頁(yè)
文件大?。?/td> 0K
描述: IC DELAY LINE 511TAP 24-QFN
標(biāo)準(zhǔn)包裝: 3,000
標(biāo)片/步級(jí)數(shù): 512
功能: 多重,可編程
延遲到第一抽頭: 3.2ns,6.2ns
接頭增量: 11ps
可用的總延遲: 3.2ns ~ 8.5ns,6.2ns ~ 16.6ns
獨(dú)立延遲數(shù): 2
電源電壓: 2.375 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 24-VFQFN 裸露焊盤
供應(yīng)商設(shè)備封裝: 24-QFN(4x4)
包裝: 帶卷 (TR)
NB6L295M
http://onsemi.com
7
Serial Data Interface Programming
The NB6L295M is programmed by loading the 11Bit SHIFT REGISTER using the SCLK, SDATA and SLOAD inputs.
The 11 SDATA bits are 1 PSEL bit, 1 MSEL bit and 9 delay value data bitsD[8:0]. A separate 11bit load cycle is required to
program the delay data value of each channel, PD0 and PD1. For example, at powerup two load cycles will be needed to initially
set PD0 and PD1; Dual Mode Operation as shown in Figures 3 and 4 and Extended Mode Operation as shown in Figures 5
and 6.
DUAL MODE OPERATIONS
PD0 Programmable Delay
Control
Bits
Value
PD1 Programmable Delay
Control
Bits
Value
0/1
0
0/1
0
1
D8
D7
D6
D5
D4
D3
D2
D1
D0
MSEL PSEL Bit
Name
D8
D7
D6
D5
D4
D3
D2
D1
D0
MSEL PSEL Bit
Name
(MSB)
(LSB)
Name
(MSB)
(LSB)
Name
Figure 3. PDO Shift Register
Figure 4. PD1 Shift Register
EXTENDED MODE OPERATIONS
PD0 Programmable Delay
Control
Bits
Value
PD1 Programmable Delay
Control
Bits
Value
0/1
1
0
0/1
1
D8
D7
D6
D5
D4
D3
D2
D1
D0
MSEL PSEL Bit
Name
D8
D7
D6
D5
D4
D3
D2
D1
D0
MSEL PSEL Bit
Name
(MSB)
(LSB)
Name
(MSB)
(LSB)
Name
Figure 5. PDO Shift Register
Figure 6. PD1 Shift Register
Refer to Table 6, Channel and Mode Select BIT Functions. In a load cycle, the 11Bit Shift Register least significant bit
(clocked in first) is PSEL and will determine which channel delay buffer, either PDO (LOW) or PD1 (HIGH), will latch the
delay data value D[8:0]. The MSEL BIT determines the Delay Mode. When set LOW, the Dual Delay Mode is selected and
the device uses both channels independently. A pulse edge entering IN0/IN0 is delayed according to the values in PD0 and exits
from Q0/Q0. An input signal pulse edge entering IN1/IN1 is delayed according to the values in PD1 and exits from Q1/Q1.
When MSEL is set HIGH, the Extended Delay Mode is selected and an input signal pulse edge enters IN0 and IN0 and flows
through PD0 and is extended through PD1 to exit at Q1 and Q1. The most significant 9bits, D[8:0] are delay value data for
both channels. See Figure 7.
Table 6. CHANNEL AND MODE SELECT BIT FUNCTIONS
BIT Name
Function
PSEL
0 Loads Data to PD0
1 Loads Data to PD1
MSEL
0 Selects Dual Programmable Delay Paths, 3.1 ns to 8.8 ns Delay Range for Each Path
1 Selects Extended Delay Path from IN0/IN0 to Q1/Q1, 6.0 ns to 17.2 ns Delay Range; Disables Q0/Q0 Outputs,
Q0LOW, Q0HIGH.
D[8:0]
Select one of 512 Delay Values
相關(guān)PDF資料
PDF描述
NB6L295MNTXG IC DELAY LINE 511TAP 24-QFN
NBVSBA017LNHTAG IC OSC VCXO 156.25MHZ 6CLCC
NBVSBA041LNHTAG IC VCXO LVPECL 693.4830MHZ 6CLCC
NBVSPA013LNHTAG IC VCXO LVDS 212MHZ 6CLCC
NBVSPA024LNHTAG IC VCXO LVDS 160MHZ 6CLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NB6L295MNG 功能描述:延遲線/計(jì)時(shí)元素 LVPECL DUAL PRG DLAY RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
NB6L295MNGEVB 功能描述:電源管理IC開發(fā)工具 NB6L295 EVAL BOARD RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評(píng)估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
NB6L295MNTXG 功能描述:延遲線/計(jì)時(shí)元素 LVPECL DUAL PRG DLAY RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
NB6L56MNG 功能描述:時(shí)鐘緩沖器 TSMC 2.5V/3.3V DUAL DIFF RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel
NB6L56MNTXG 功能描述:時(shí)鐘緩沖器 2.5V/3.3V DUAL DIFFERENTI RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲(最大值): 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel