- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2101 > NB4N855SMR4G (ON Semiconductor)IC DRVR/RCVR/BUFF/XLATOR MICRO10 PDF資料下載
參數(shù)資料
| 型號(hào)： | NB4N855SMR4G |
| 廠商： | ON Semiconductor |
| 文件頁(yè)數(shù)： | 5/9頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DRVR/RCVR/BUFF/XLATOR MICRO10 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 邏輯類型： | 接收器，驅(qū)動(dòng)器，緩沖器，變換器 |
| 位數(shù)： | 2 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-TFSOP，10-MSOP（0.118"，3.00mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 10-MSOP |
| 包裝： | 剪切帶 (CT) |
| 其它名稱： | NB4N855SMR4GOSCT |
NB4N855S
http://onsemi.com
5
Symbol
Characteristic
40°C
25°C
85°C
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
VOUTPP Output Voltage Amplitude (@ VINPPMIN)fin ≤ 1.0 GHz
(Figure 3)
fin= 1.5 GHz
230
200
350
300
230
200
350
300
230
200
350
300
mV
fDATA
Maximum Operating Data Rate
1.5
2.5
1.5
2.5
1.5
2.5
Gb/s
tPLH,
tPHL
Differential Input to Differential Output
Propagation Delay
330
410
490
330
410
490
330
410
490
ps
tSKEW
Duty Cycle Skew (Note 10)
Within Device Skew (Note 11)
Device to Device Skew (Note 12)
8
10
20
45
35
100
8
10
20
45
35
100
8
10
20
45
35
100
ps
tJITTER
RMS Random Clock Jitter (Note 13)
fin = 1.0 GHz
fin = 1.5 GHz
Deterministic Jitter (Note 14)
fDATA = 622 Mb/s
fDATA = 1.5 Gb/s
fDATA = 2.488 Gb/s
Crosstalk Induced Jitter (Note 15)
0.5
6
7
10
20
1
15
20
25
40
0.5
6
7
10
20
1
15
20
25
40
0.5
6
7
10
20
1
15
20
25
40
ps
VINPP
Input Voltage Swing/Sensitivity
(Differential Configuration) (Note 16)
100
VCC
GND
100
VCC
GND
100
VCC
GND
mV
tr
tf
Output Rise/Fall Times @ 250 MHz
Q, Q
(20% 80%)
50
110
180
50
110
180
50
110
180
ps
NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit
board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared
operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit
values are applied individually under normal operating conditions and not valid simultaneously.
9. Measured by forcing VINPPMIN with 50% duty cycle clock source and VCC 1400 mV offset. All loading with an external RL = 100 W across
“D” and “D” of the receiver. Input edge rates 150 ps (20%80%).
10.See Figure 7 differential measurement of tskew = |tPLH tPHL| for a nominal 50% differential clock input waveform @ 250 MHz.
11. The worst case condition between Q0/Q0 and Q1/Q1 from either D0/D0 or D1/D1, when both outputs have the same transition.
12.Skew is measured between outputs under identical transition @ 250 MHz.
13.RMS jitter with 50% Duty Cycle clock signal.
14.Deterministic jitter with input NRZ data at PRBS 2231 and K28.5.
15.Crosstalk Induced Jitter is the additive Deterministic jitter to channel one with channel two active both running at 622 Gb/s PRBS 223 1 as
an asynchronous signals.
16.Input voltage swing is a singleended measurement operating in differential mode.
INPUT CLOCK FREQUENCY (GHz)
Figure 3. Output Voltage Amplitude (VOUTPP) versus
Input Clock Frequency (fin) and Temperature (@ VCC = 3.3 V)
OUTPUT
VOL
TAGE
AMPLITUDE
(mV)
0
50
100
150
200
250
300
350
400
0.5
1
1.5
2
2.5
3
0
85°C
40°C
25°C
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NB6HQ14MMNG | IC CLK BUFF MUX 1:4 5GHZ 16-QFN |
| NB6L11DTR2 | IC CLK BUFFER TRANSLA 1:2 8TSSOP |
| NB6L11SMNR2G | IC CLK BUFFER TRANSLA 1:2 16-QFN |
| NB6L14MNG | IC CLOCK BUFFER 1:4 3GHZ 16-QFN |
| NB6L14MNR2G | IC CLOCK BUFFER 1:4 3GHZ 16-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NB50SI/12-C-D | 制造商:Martek Power Inc 功能描述:50W 12V OUT 28V IN DC/DC - Bulk |
| NB50SI/15-C-D | 制造商:Martek Power Inc 功能描述:50W 15V OUT 28V IN DC/DC - Bulk |
| NB50SI/24-C-D | 制造商:Martek Power Inc 功能描述:50W 24V OUT 28V IN DC/DC - Bulk |
| NB50SI/3.3-B | 制造商:Martek Power Inc 功能描述:50W 3.3V OUT 28V IN DC/DC - Bulk |
| NB50SI/3.3-B-I | 制造商:Martek Power Inc 功能描述:50W 3.3V OUT 28V IN DC/DC - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。