- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄2101 > NB4N441MNG (ON Semiconductor)IC SYNTH PLL CLK LVPECL 24-QFN PDF資料下載
參數(shù)資料
| 型號： | NB4N441MNG |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 2/12頁 |
| 文件大小： | 0K |
| 描述： | IC SYNTH PLL CLK LVPECL 24-QFN |
| 標(biāo)準(zhǔn)包裝： | 92 |
| 類型： | 時鐘/頻率合成器 |
| PLL： | 是 |
| 輸入： | LVCMOS，LVTTL，晶體 |
| 輸出： | LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:1 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 425MHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 24-QFN（4x4） |
| 包裝： | 管件 |
NB4N441
http://onsemi.com
10
Jitter Performance
Jitter is a common parameter associated with clock
generation and distribution. Clock jitter can be defined as the
deviation in a clock’s output transition from its
ideal position.
CycletoCycle Jitter (shortterm) is the period
variation between two adjacent cycles over a defined
number of observed cycles. The number of cycles observed
is application dependent but the JEDEC specification is
1000 cycles.
Figure 8. CycletoCycle Jitter
TJITTER(cyclecycle) = T1 T0
T0
T1
PeaktoPeak Jitter is the difference between the
highest and lowest acquired value and is represented as the
width of the Gaussian base.
Figure 9. PeaktoPeak Jitter
Time
Typical
Gaussian
Distribution
RMS
or one
Sigma
Jitter
Amplitude
Peak
to
Peak
Jitter
(8
s
)
There are different ways to measure jitter and often they
are confused with one another. The typical method of
measuring jitter is to look at the timing signal with an
oscilloscope and observe the variations in periodtoperiod
or cycletocycle. If the scope is set up to trigger on every
rising or falling edge, set to infinite persistence mode and
allowed to trace sufficient cycles, it is possible to determine
the maximum and minimum periods of the timing signal.
Digital scopes can accumulate a large number of cycles,
create a histogram of the edge placements and record
peaktopeak as well as standard deviations of the jitter.
Care must be taken that the measured edge is the edge
immediately following the trigger edge. These scopes can
also store a finite number of period durations and
postprocessing software can analyze the data to find the
maximum and minimum periods.
Recent hardware and software developments have
resulted in advanced jitter measurement techniques. The
Tektronix TDSseries oscilloscopes have superb jitter
analysis capabilities on noncontiguous clocks with their
histogram and statistics capabilities. The Tektronix
TDSJIT2/3 Jitter Analysis software provides many key
timing parameter measurements and will extend that
capability by making jitter measurements on contiguous
clock and data cycles from singleshot acquisitions.
M1 by Amherst was used as well and both test methods
correlated.
LongTerm Period Jitter is the maximum jitter
observed at the end of a period’s edge when compared to the
position of the perfect reference clock’s edge and is specified
by the number of cycles over which the jitter is measured.
The number of cycles used to look for the maximum jitter
varies by application but the JEDEC spec is
10,000 observed cycles.
The NBC4N441 exhibit long term and cycletocycle
jitter, which rivals that of SAW based oscillators. This jitter
performance comes with the added flexibility associated
with a synthesizer over a fixed frequency oscillator. The
jitter data presented should provide users with enough
information to determine the effect on their overall timing
budget. The jitter performance meets the needs of most
system designs while adding the flexibility of frequency
margining and field upgrades. These features are not
available with a fixed frequency SAW oscillator.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NB4N527SMNR2 | IC DRVR/RCVR/BUFF/XLATOR 16-QFN |
| NB4N855SMR4G | IC DRVR/RCVR/BUFF/XLATOR MICRO10 |
| NB6HQ14MMNG | IC CLK BUFF MUX 1:4 5GHZ 16-QFN |
| NB6L11DTR2 | IC CLK BUFFER TRANSLA 1:2 8TSSOP |
| NB6L11SMNR2G | IC CLK BUFFER TRANSLA 1:2 16-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NB4N441MNGEVB | 功能描述:BOARD EVAL NB4N441MNG RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:* 產(chǎn)品培訓(xùn)模塊:Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電源管理，電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板 |
| NB4N441MNR2G | 功能描述:鎖相環(huán) - PLL MLTPRTCL PLL CLK SYN RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| NB4N507A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:3.3V/5V, 50 MHz to 200 MHz PECL Clock Synthesizer |
| NB4N507A_06 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V/5V, 50 MHz to 200 MHz PECL Clock Synthesizer |
| NB4N507AD | 功能描述:鎖相環(huán) - PLL 3.3V/5V PECL Clock RoHS:否 制造商:Silicon Labs 類型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。