參數(shù)資料
型號(hào)： NAND08GR4B3AZB6
廠商： NUMONYX
元件分類： PROM
英文描述： 512M X 16 FLASH 1.8V PROM, 25000 ns, PBGA63
封裝： 9.50 X 12 MM,1.20 MM HEIGHT, 0.80 MM PITCH, TFBGA-63
文件頁數(shù)： 20/59頁
文件大?。?/td> 1154K
代理商： NAND08GR4B3AZB6
27/59
NAND512-B, NAND01G-B, NAND02G-B, NAND04G-B, NAND08G-B
Block Erase
Erase operations are done one block at a time. An
erase operation sets all of the bits in the ad-
dressed block to ‘1’. All previous data in the block
is lost.
An erase operation consists of three steps (refer to
1.
One bus cycle is required to setup the Block
Erase command. Only addresses A18-A27
(x8) or A17-A26 (x16) are used, the other
address inputs are ignored.
2.
two or three bus cycles are then required to
load the address of the block to be erased.
Refer to Table 8. and Table 9. for the block
addresses of each device.
3.
one bus cycle is required to issue the Block
Erase confirm command to start the P/E/R
Controller.
The operation is initiated on the rising edge of
write Enable, W, after the confirm command is is-
sued. The P/E/R Controller handles Block Erase
and implements the verify process.
During the Block Erase operation, only the Read
Status Register and Reset commands will be ac-
cepted, all other commands will be ignored.
Once the program operation has completed the P/
E/R Controller bit SR6 is set to ‘1’ and the Ready/
Busy signal goes High. If the operation completed
successfully, the Write Status Bit SR0 is ‘0’, other-
wise it is set to ‘1’.
Figure 17. Block Erase Operation
Reset
The Reset command is used to reset the Com-
mand Interface and Status Register. If the Reset
command is issued during any operation, the op-
eration will be aborted. If it was a program or erase
operation that was aborted, the contents of the
memory locations being modified will no longer be
valid as the data will be partially programmed or
erased.
If the device has already been reset then the new
Reset command will not be accepted.
The Ready/Busy signal goes Low for tBLBH4 after
the Reset command is issued. The value of tBLBH4
depends on the operation that the device was per-
forming when the command was issued, refer to
Table 25. for the values.
I/O
RB
Block Address
Inputs
SR0
ai07593
D0h
70h
60h
Block Erase
Setup Code
Confirm
Code
Read Status Register
Busy
tBLBH3
(Erase Busy time)
相關(guān)PDF資料
PDF描述
NAND256W4A2AZA6E 16M X 16 FLASH 3V PROM, 12000 ns, PBGA55
NCP303LSN41T1 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO5
NCS6416DWG 8-CHANNEL, VIDEO MULTIPLEXER, PDSO20
NCS6S4803L5C 1-OUTPUT 5 W DC-DC REG PWR SUPPLY MODULE
NCT050C-20.0000 CRYSTAL OSCILLATOR, CLOCK, 20 MHz, TTL OUTPUT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
NAND08GW3B2AN6E 功能描述:閃存 4 GBit 2112 Byte 1056 WP 1.8v/3v RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
NAND08GW3B2AN6F 功能描述:閃存 4 GB 2112B 1056 Word Pg 1.8V/3V RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
NAND08GW3B2BN6E 制造商:Micron Technology Inc 功能描述:NAND & S.MEDIA FLASH - Trays
NAND08GW3B2CN6E 功能描述:閃存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
NAND08GW3B2CN6F 功能描述:閃存 NAND & S.MEDIA FLASH RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲(chǔ)類型:Flash 存儲(chǔ)容量:2 MB 結(jié)構(gòu):256 K x 8 定時(shí)類型: 接口類型:SPI 訪問時(shí)間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*