- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄189002 > NAND01GR4B3AV1F (NUMONYX) 64M X 16 FLASH 1.8V PROM, 35 ns, PDSO48 PDF資料下載
參數(shù)資料
| 型號(hào)： | NAND01GR4B3AV1F |
| 廠商： | NUMONYX |
| 元件分類： | PROM |
| 英文描述： | 64M X 16 FLASH 1.8V PROM, 35 ns, PDSO48 |
| 封裝： | 12 X 17 MM, 0.65 MM HEIGHT, ROHS COMPLIANT, PLASTIC, USOP-48 |
| 文件頁(yè)數(shù)： | 11/59頁(yè) |
| 文件大?。?/td> | 998K |
| 代理商： | NAND01GR4B3AV1F |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)
19/59
NAND512-B, NAND01G-B, NAND02G-B, NAND04G-B, NAND08G-B
DEVICE OPERATIONS
The following section gives the details of the de-
vice operations.
Read Memory Array
At Power-Up the device defaults to Read mode.
To enter Read mode from another mode the Read
command
must
be
issued,
see
10., Commands. Once a Read command is is-
sued, subsequent consecutive Read commands
only require the confirm command code (30h).
Once a Read command is issued two types of op-
erations are available: Random Read and Page
Read.
Random Read. Each time the Read command is
issued the first read is Random Read.
Page Read. After the first Random Read access,
the page data (2112 Bytes or 1056 Words) is
transferred to the Page Buffer in a time of tWHBH
(refer to Table 25. for value). Once the transfer is
complete the Ready/Busy signal goes High. The
data can then be read out sequentially (from se-
lected column address to last column address) by
pulsing the Read Enable signal.
The device can output random data in a page, in-
stead of the consecutive sequential data, by issu-
ing a Random Data Output command.
The Random Data Output command can be used
to skip some data during a sequential data output.
The sequential operation can be resumed by
changing the column address of the next data to
be output, to the address which follows the Ran-
dom Data Output command.
The Random Data Output command can be is-
sued as many times as required within a page.
The Random Data Output command is not accept-
ed during Cache Read operations.
Figure 9. Read Operations
Note: 1. Highest address depends on device density.
CL
E
W
AL
R
I/O
RB
00h
ai08657b
Busy
Command
Code
Data Output (sequentially)
Address Input
tBLBH1
30h
Command
Code
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NAND01GW4B3CZA1E | 64M X 16 FLASH 3V PROM, 35 ns, PBGA63 |
| NAND08GR4B2AZC6E | 512M X 16 FLASH 1.8V PROM, 35 ns, PBGA63 |
| NAND512R3B3CZA6 | 64M X 8 FLASH 1.8V PROM, 35 ns, PBGA63 |
| NAND01GR4B3CZA1E | 64M X 16 FLASH 1.8V PROM, 35 ns, PBGA63 |
| NAND01GR4B3CZA6E | 64M X 16 FLASH 1.8V PROM, 35 ns, PBGA63 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| NAND01GR4M0AZB5E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND01GR4M0AZB5F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND01GR4M0AZC5E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND01GR4M0AZC5F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
| NAND01GR4M0BZB5E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:256/512Mb/1Gb (x8/x16, 1.8/3V, 528 Byte Page) NAND Flash Memories + 256/512Mb (x16/x32, 1.8V) LPSDRAM, MCP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。