<form id="tmsmy"></form>
  • <table id="tmsmy"><delect id="tmsmy"><sup id="tmsmy"></sup></delect></table>
  • <table id="tmsmy"><pre id="tmsmy"><ul id="tmsmy"></ul></pre></table>
  • 參數(shù)資料
    型號: MX7705EWE
    廠商: MAXIM INTEGRATED PRODUCTS INC
    元件分類: ADC
    英文描述: 16-Bit, Low-Power, 2-Channel, Sigma-Delta ADC
    中文描述: 2-CH 16-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO16
    封裝: SOP-16
    文件頁數(shù): 25/34頁
    文件大?。?/td> 664K
    代理商: MX7705EWE
    Test Register
    This register is reserved for factory testing of the device.
    For proper operation of the MX7705, do not change this
    register from its default power-on reset values.
    Offset and Gain-Calibration Registers
    The MX7705 contains one offset register and one gain
    register for each input channel. Each register is 24 bits
    wide and can be written and read. The offset registers
    store the calibration coefficients resulting from a zero-
    scale calibration, and the gain registers store the cali-
    bration coefficients resulting from a full-scale
    calibration. The data stored in these registers are 24-bit
    straight binary values representing the offset or gain
    errors associated with the selected channel. A 24-bit
    read or write operation can be performed on the cali-
    bration registers for any selected channel. During a
    write operation, 24 bits of data must be written to the
    register, or no data is transferred.
    Write to the calibration registers in normal mode only.
    After writing to the calibration registers, the devices
    implement the new offset and gain-register calibration
    coefficients at the beginning of a new acquisition. To
    ensure the results are valid, discard the first conversion
    result after writing to the calibration registers.
    To ensure that a conversion is not made using invalid
    calibration data, drive FSYNC high prior to writing to the
    calibration registers, and then release FSYNC low to ini-
    tiate conversion.
    Power-On Reset
    At power-up, the serial-interface, logic, digital-filter, and
    modulator circuits are reset. The registers are set to
    their default values. The device returns to wait for a
    write to the communications register. For accurate
    measurements, perform calibration routines after
    power-up. Allow time for the external reference and
    oscillator to start up before starting calibration. See the
    Typical Operating Characteristics
    for typical external-
    oscillator startup times.
    M
    16-Bit, Low-Power, 2-Channel,
    Sigma-Delta ADC
    ______________________________________________________________________________________
    25
    Table 13. Output Data Rate and Notch Frequency vs. Filter Select and CLKIN Frequency
    CLKIN FREQUENCY
    f
    CLKIN
    (MHz)*
    1
    1
    1
    1
    2.4576
    2.4576
    2.4576
    2.4576
    *
    These values are given for CLKDIV = 0. External clock frequency, fCLKIN, can be two times the values in this column if CLKDIV = 1.
    **
    The filter -3dB filter cutoff frequency = 0.262 x filter first-notch frequency.
    CLK
    FS1
    FS0
    OUTPUT DATA RATE
    (FIRST NOTCH) (Hz)
    -3dB FILTER CUTOFF**
    (Hz)
    0
    0
    0
    0
    1
    1
    1
    1
    0
    0
    1
    1
    0
    0
    1
    1
    0
    1
    0
    1
    0
    1
    0
    1
    20
    25
    100
    200
    50
    60
    250
    500
    5.24
    6.55
    26.20
    52.40
    13.10
    15.70
    65.50
    131.00
    Table 12. Clock Register
    FIRST BIT (MSB)
    (LSB)
    FUNCTION
    RESERVED
    CLKOUT
    DISABLE
    CLOCK
    DIVIDER
    CLOCK
    SELECT
    FILTER SELECT
    Name
    Defaults
    MXID
    1
    ZERO
    0
    ZERO
    0
    CLKDIS
    0
    CLKDIV
    0
    CLK
    1
    FS1
    0
    FS0
    1
    相關(guān)PDF資料
    PDF描述
    MX7824LCWG CMOS, High-Speed, 8-Bit ADCs with Multiplexer
    MX7828KCAI CMOS, High-Speed, 8-Bit ADCs with Multiplexer
    MX7824LEAG CMOS, High-Speed, 8-Bit ADCs with Multiplexer
    MX7828LEAI CMOS, High-Speed, 8-Bit ADCs with Multiplexer
    MX7824KCWG CMOS, High-Speed, 8-Bit ADCs with Multiplexer
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    MX7705EWE+ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 2Ch Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
    MX7705EWE+T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 16-Bit 2Ch Precision ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
    MX7705EWE-T 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
    MX7820 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CMOS.1.3µ.s.8-Bit ADC with Voltage Reference and Track/Hold
    MX7820BQ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32